欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: MC100EL16DTR2
廠商: ON SEMICONDUCTOR
元件分類: 通用總線功能
英文描述: Differential Receiver
中文描述: LINE RECEIVER, PDSO8
封裝: PLASTIC, TSSOP-8
文件頁數(shù): 1/8頁
文件大小: 226K
代理商: MC100EL16DTR2
MC100ES6210
Rev 3, 02/2005
Freescale Semiconductor
Technical Data
Freescale Semiconductor, Inc., 2005. All rights reserved.
Low Voltage 2.5/3.3 V Differential
ECL/PECL/HSTL Fanout Buffer
The MC100ES6210 is a bipolar monolithic differential clock fanout buffer.
Designed for most demanding clock distribution systems, the MC100ES6210
supports various applications that require to distribute precisely aligned
differential clock signals. Using SiGe technology and a fully differential
architecture, the device offers very low clock skew outputs and superior digital
signal characteristics. Target applications for this clock driver is high performance
clock distribution in computing, networking and telecommunication systems.
Features
Dual 1:5 differential clock distribution
30 ps maximum device skew
Fully differential architecture from input to all outputs
SiGe technology supports near-zero output skew
Supports DC to 3 GHz operation of clock or data signals
ECL/PECL compatible differential clock outputs
ECL/PECL compatible differential clock inputs
Single 3.3 V, 3.3 V, 2.5 V or 2.5 V supply
Standard 32 lead LQFP package
Industrial temperature range
Pin and function compatible to the MC100EP210
32-lead Pb-free Package Available
Functional Description
The MC100ES6210 is designed for low skew clock distribution systems and supports clock frequencies up to 3 GHz. The
device consists of two independent 1:5 clock fanout buffers. The input signal of each fanout buffer is distributed to five identical,
differential ECL/PECL outputs. Both CLKA and CLKB inputs can be driven by ECL/PECL compatible signals.
If VBB is connected to the CLKA or CLKB input and bypassed to GND by a 10 nF capacitor, the MC100ES6210 can be driven
by single-ended ECL/PECL signals utilizing the VBB bias voltage output.
In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even
if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts
being used on that side should be terminated.
The MC100ES6210 can be operated from a single 3.3 V or 2.5 V supply. As most other ECL compatible devices, the
MC100ES6210 supports positive (PECL) and negative (ECL) supplies. The is function and pin compatible to the MC100EP210.
MC100ES6210
LOW VOLTAGE DUAL
1:5 DIFFERENTIAL PECL/ECL/HSTL
CLOCK FANOUT BUFFER
FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-03
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-03
相關(guān)PDF資料
PDF描述
MC100EL17 Low-Voltage Quad Differential Receiver
MC100EL29 Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100EL30 Triple D Flip-Flop With Set and Reset
MC100EL31 D Flip-Flop With Set and Reset
MC100EL32 ±2 Divider
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC100EL16DTR2G 功能描述:總線接收器 5V ECL Differential RoHS:否 制造商:Texas Instruments 接收機(jī)數(shù)量:4 接收機(jī)信號類型:Differential 接口類型:EIA/TIA-422-B, V.11 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TSSOP-16 封裝:Reel
MC100EL16MNR4 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5.0 V ECL Differential Receiver
MC100EL16MNR4G 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5.0 V ECL Differential Receiver
MC100EL17 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Low-Voltage Quad Differential Receiver
MC100EL17_06 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5V ECL Quad Differential Receiver
主站蜘蛛池模板: 合川市| 云安县| 且末县| 徐州市| 渭南市| 天全县| 杨浦区| 东丰县| 财经| 共和县| 永州市| 沅江市| 额尔古纳市| 昌宁县| 牡丹江市| 盐津县| 板桥市| 崇义县| 苗栗市| 赞皇县| 永定县| 蓬安县| 汉中市| 仁布县| 正蓝旗| 肥东县| 昭平县| 千阳县| 荥经县| 闽清县| 临沂市| 东乡县| 孟津县| 普宁市| 霍林郭勒市| 岱山县| 兰坪| 肥西县| 昆明市| 张家港市| 双桥区|