- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380471 > MC100EL29DW (MOTOROLA INC) Dual Differential Data and Clock D Flip-Flop With Set and Reset PDF資料下載
參數(shù)資料
| 型號： | MC100EL29DW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual Differential Data and Clock D Flip-Flop With Set and Reset |
| 中文描述： | 100EL SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 1/3頁 |
| 文件大小： | 114K |
| 代理商： | MC100EL29DW |
SEMICONDUCTOR TECHNICAL DATA
4–1
REV 1
Motorola, Inc. 1996
7/95
# " "
"" !"
The MC100LVEL29 is a dual master–slave flip flop. The device
features fully differential Data and Clock inputs as well as outputs. The
MC100EL29 is pin and functionally equivalent to the MC100LVEL29 but
is specified for operation at the standard 100E ECL voltage supply. A VBB
output is provided for AC coupling, refer to the interfacing section of the
ECLinPS Data Book (DL140) for more information on AC coupling ECL
signals. Data enters the master latch when the clock is LOW and
transfers to the slave upon a positive transition on the clock input.
The differential inputs have special circuitry which ensures device
stability under open input conditions. When both differential inputs are left
open the D input will pull down to VEE and the D input will bias around
VCC/2. The outputs will go to a defined state, however the state will be
random based on how the flip flop powers up.
Both flip flops feature asynchronous, overriding Set and Reset inputs.
Note that the Set and Reset inputs cannot both be HIGH simultaneously.
1100MHz Flip–Flop Toggle Frequency
20–lead SOIC Package
580ps Propagation Delays
VBB
Logic Diagram and Pinout: 20-Lead SOIC
(Top View)
CLK0
D1
CLK1
17
18
16
15
14
13
12
4
3
5
6
7
8
9
Q0
11
10
Q0
S0
S1
VCC
Q1
Q1
VEE
D0
19
20
2
1
R0
VCC
CLK0
D1
D0
CLK1
R1
CLK
D
S
R
Q
Q
CLK
D
R
S
Q
Q
MC100LVEL29
DC CHARACTERISTICS
(VEE = –3.0V to –3.8V; VCC = GND)
–40
°
C
0
°
C
25
°
C
85
°
C
Symbol
Characteristic
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
IEE
Power Supply Current
35
50
35
50
35
50
35
50
mA
VBB
Output Reference Voltage
–1.38
–1.26
–1.38
–1.26
–1.38
–1.26
–1.38
–1.26
V
IIH
Input HIGH Current
150
150
150
150
μ
A
IIL
Input LOW Current
Dn Inputs
Dn Inputs
0.5
–300
0.5
–300
0.5
–300
0.5
–300
μ
A
R
L
L
H
L
H
TRUTH TABLE
S
L
L
L
H
H
D
L
H
X
X
X
CLK
Z
Z
X
X
X
Q
L
H
L
H
Undef
Z = LOW to HIGH Transition
DW SUFFIX
PLASTIC SOIC PACKAGE
CASE 751D–04
1
20
Q
H
L
H
L
Undef
PIN NAMES
Function
Data Inputs
Reset Inputs
Clock Inputs
Set Inputs
Pins
D0–D1
R0–R1
CLK0–CLK1
S0–S1
相關PDF資料 |
PDF描述 |
|---|---|
| MC10H424FN | Quad TTL-to-ECL Translator with ECL Strobe |
| MC10H424 | Quad TTL-to-ECL Translator with ECL Strobe |
| MC10H424L | Quad TTL-to-ECL Translator with ECL Strobe |
| MC10H424P | Quad TTL-to-ECL Translator with ECL Strobe |
| MC1203N | LSI PMOS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EL29DWG | 功能描述:觸發(fā)器 5V ECL Dual Diff Data And Clk D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100EL29DWR2 | 功能描述:觸發(fā)器 5V ECL Dual Diff RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100EL29DWR2G | 功能描述:觸發(fā)器 5V ECL Dual Diff Data And Clk D-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100EL30 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5V ECL Triple D Flip−Flop with Set and Reset |
| MC100EL30_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5V ECL Triple D Flip−Flop with Set and Reset |
發(fā)布緊急采購，3分鐘左右您將得到回復。