- 您現在的位置：買賣IC網 > PDF目錄354429 > MC100EP196 (ON SEMICONDUCTOR) 3.3V ECL Programmable Delay Chip with FTUNE PDF資料下載
參數資料
| 型號： | MC100EP196 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3V ECL Programmable Delay Chip with FTUNE |
| 中文描述： | 3.3 ECL可編程延時芯片與FTUNE |
| 文件頁數： | 1/8頁 |
| 文件大小： | 226K |
| 代理商： | MC100EP196 |
MC100ES6210
Rev 3, 02/2005
Freescale Semiconductor
Technical Data
Freescale Semiconductor, Inc., 2005. All rights reserved.
Low Voltage 2.5/3.3 V Differential
ECL/PECL/HSTL Fanout Buffer
The MC100ES6210 is a bipolar monolithic differential clock fanout buffer.
Designed for most demanding clock distribution systems, the MC100ES6210
supports various applications that require to distribute precisely aligned
differential clock signals. Using SiGe technology and a fully differential
architecture, the device offers very low clock skew outputs and superior digital
signal characteristics. Target applications for this clock driver is high performance
clock distribution in computing, networking and telecommunication systems.
Features
Dual 1:5 differential clock distribution
30 ps maximum device skew
Fully differential architecture from input to all outputs
SiGe technology supports near-zero output skew
Supports DC to 3 GHz operation of clock or data signals
ECL/PECL compatible differential clock outputs
ECL/PECL compatible differential clock inputs
Single 3.3 V, –3.3 V, 2.5 V or –2.5 V supply
Standard 32 lead LQFP package
Industrial temperature range
Pin and function compatible to the MC100EP210
32-lead Pb-free Package Available
Functional Description
The MC100ES6210 is designed for low skew clock distribution systems and supports clock frequencies up to 3 GHz. The
device consists of two independent 1:5 clock fanout buffers. The input signal of each fanout buffer is distributed to five identical,
differential ECL/PECL outputs. Both CLKA and CLKB inputs can be driven by ECL/PECL compatible signals.
If VBB is connected to the CLKA or CLKB input and bypassed to GND by a 10 nF capacitor, the MC100ES6210 can be driven
by single-ended ECL/PECL signals utilizing the VBB bias voltage output.
In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even
if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts
being used on that side should be terminated.
The MC100ES6210 can be operated from a single 3.3 V or 2.5 V supply. As most other ECL compatible devices, the
MC100ES6210 supports positive (PECL) and negative (ECL) supplies. The is function and pin compatible to the MC100EP210.
MC100ES6210
LOW VOLTAGE DUAL
1:5 DIFFERENTIAL PECL/ECL/HSTL
CLOCK FANOUT BUFFER
FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-03
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-03
相關PDF資料 |
PDF描述 |
|---|---|
| MC100EP196FA | 3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP809 | 3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable |
| MC100EP809FA | 3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable |
| MC100EP809FAR2 | 3.3V 1:9 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Enable |
| MC100EP05DR2 | 3.3V / 5VECL 2-Input Differential AND/NAND |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC100EP196_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196B | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
| MC100EP196BFA | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
| MC100EP196BFAG | 功能描述:延遲線/計時元素 BBG ECL PROG DELAY FTUNE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP196BFAR2 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
發布緊急采購，3分鐘左右您將得到回復。