- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384718 > MC100EP35DTR2 (ON SEMICONDUCTOR) 3.3V / 5V ECL JK Flip−Flop PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100EP35DTR2 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | 3.3V / 5V ECL JK Flip−Flop |
| 中文描述： | 100E SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8 |
| 封裝： | PLASTIC, TSSOP-8 |
| 文件頁(yè)數(shù)： | 1/11頁(yè) |
| 文件大小： | 164K |
| 代理商： | MC100EP35DTR2 |
Semiconductor Components Industries, LLC, 2006
December, 2006
Rev. 5
1
Publication Order Number:
MC10EP35/D
MC10EP35, MC100EP35
3.3V / 5VECL JK FlipFlop
Description
The MC10/100EP35 is a higher speed/low voltage version of the
EL35 JK flip
flop. The J/K data enters the master portion of the
flip
flop when the clock is LOW and is transferred to the slave, and
thus the outputs, upon a positive transition of the clock. The reset pin is
asynchronous and is activated with a logic HIGH.
The 100 Series contains temperature compensation.
Features
410 ps Propagation Delay
Maximum Frequency > 3 GHz Typical
PECL Mode Operating Range: V
CC
= 3.0 V to 5.5 V
with V
EE
= 0 V
NECL Mode Operating Range: V
CC
= 0 V
with V
EE
=
3.0 V to
5.5 V
Open Input Default State
Q Output Will Default LOW with Inputs Open or at V
EE
Pb
Free Packages are Available
*For additional marking information, refer to
Application Note AND8002/D.
H
K
5R
3M
= MC10
= MC100
= MC10
= MC100
A
L
Y
W
M
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Date Code
= Pb
Free Package
ALYW
HP35
ALYW
KP35
MARKING
DIAGRAMS*
SOIC
8
D SUFFIX
CASE 751
TSSOP
8
DT SUFFIX
CASE 948R
1
8
1
8
1
8
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
ORDERING INFORMATION
http://onsemi.com
1
8
HEP35
ALYW
1
8
KEP35
ALYW
1
8
DFN8
MN SUFFIX
CASE 506AA
5
1
4
3
1
4
(Note: Microdot may be in either location)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100EP35DTR2G | 3.3V / 5V ECL JK Flip−Flop |
| MC100EP35MNR4 | 3.3V / 5V ECL JK Flip−Flop |
| MC100EP35MNR4G | 3.3V / 5V ECL JK Flip−Flop |
| MC10EP35DG | 3.3V / 5V ECL JK Flip−Flop |
| MC10EP35DR2G | 3.3V / 5V ECL JK Flip−Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP35DTR2G | 功能描述:觸發(fā)器 3.3V/5V ECL JK-Type RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100EP35MNR4 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL JK Flip−Flop |
| MC100EP35MNR4G | 功能描述:觸發(fā)器 NSEB THAI FLIP FLOP RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| MC100EP40 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5VECL Differential Phase-Frequency Detector |
| MC100EP40_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL Differential Phase−Frequency Detector |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。