- 您現在的位置：買賣IC網 > PDF目錄358130 > MC100EPT25DR2G (ON SEMICONDUCTOR) −3.3V / −5V Differential ECL to +3.3V LVTTL Translator PDF資料下載
參數資料
| 型號： | MC100EPT25DR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 電平轉換 |
| 英文描述： | −3.3V / −5V Differential ECL to +3.3V LVTTL Translator |
| 中文描述： | ECL TO TTL TRANSLATOR, TRUE OUTPUT, PDSO8 |
| 封裝： | LEAD FREE, SOIC-8 |
| 文件頁數： | 1/8頁 |
| 文件大小： | 130K |
| 代理商： | MC100EPT25DR2G |
Semiconductor Components Industries, LLC, 2008
August, 2008
Rev. 16
1
Publication Order Number:
MC100EPT25/D
MC100EPT25
-3.3V / -5VDifferential ECL
to +3.3V LVTTL Translator
Description
The MC100EPT25 is a Differential ECL to LVTTL translator. This
device requires +3.3 V,
3.3 V to
5.2 V, and ground. The small
outline 8
lead package and the single gate of the EPT25 make it ideal
for applications which require the translation of a clock or data signal.
The V
BB
output allows the EPT25 to also be used in a single
ended
input mode. In this mode the V
BB
output is tied to the D input for a
inverting buffer or the D input for a non
inverting buffer. If used, the
V
BB
pin should be bypassed to ground with at least a 0.01 F
capacitor.
Features
1.1 ns Typical Propagation Delay
Maximum Frequency > 275 MHz Typical
Operating Range: V
CC
=
3.0 V to 3.6 V;
V
EE
=
5.5 V to
3.0 V; GND = 0 V
24 mA TTL Outputs
Q Output Will Default LOW with Inputs Open or at V
EE
V
BB
Output
Open Input Default State
Safety Clamp on Inputs
Pb
Free Packages are Available
A
L
Y
W
M
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Date Code
= Pb
Free Package
SOIC
8
D SUFFIX
CASE 751
MARKING DIAGRAMS*
TSSOP
8
DT SUFFIX
CASE 948R
ALYW
KA25
1
8
1
8
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
ORDERING INFORMATION
1
8
KPT25
ALYW
1
8
DFN8
MN SUFFIX
CASE 506AA
3
1
4
(Note: Microdot may be in either location)
相關PDF資料 |
PDF描述 |
|---|---|
| MC100EPT25DTG | −3.3V / −5V Differential ECL to +3.3V LVTTL Translator |
| MC100LVEL33DTR2G | 3.3V ECL ±4 Divider |
| MC100LVEL33MNR4 | 3.3V ECL ±4 Divider |
| MC100LVEL33MNR4G | 3.3V ECL ±4 Divider |
| MC100LVEL37DWG | 3.3V ECL 1:4 ±1/±2 Clock Fanout Buffer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC100EPT25DT | 功能描述:轉換 - 電壓電平 Diff LVECL/ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100EPT25DTG | 功能描述:轉換 - 電壓電平 Diff LVECL/ECL to LVTTL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100EPT25DTG | 制造商:ON Semiconductor 功能描述:Translator / Logic Level Converter IC Pa |
| MC100EPT25DTR2 | 功能描述:轉換 - 電壓電平 Diff LVECL/ECL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MC100EPT25DTR2G | 功能描述:轉換 - 電壓電平 Diff LVECL/ECL to LVTTL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
發(fā)布緊急采購，3分鐘左右您將得到回復。