欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC100LVEL32D
廠商: ON SEMICONDUCTOR
元件分類: 諧振器
英文描述: Replaced by TPS2051B : 0.7A, 2.7-5.5V Single Hi-Side MOSFET, Fault Report, Act-High Enable 8-SOIC -40 to 85
中文描述: 100LVEL SERIES, PRESCALER, PDSO8
封裝: SOIC-8
文件頁數: 1/8頁
文件大小: 226K
代理商: MC100LVEL32D
MC100ES6210
Rev 3, 02/2005
Freescale Semiconductor
Technical Data
Freescale Semiconductor, Inc., 2005. All rights reserved.
Low Voltage 2.5/3.3 V Differential
ECL/PECL/HSTL Fanout Buffer
The MC100ES6210 is a bipolar monolithic differential clock fanout buffer.
Designed for most demanding clock distribution systems, the MC100ES6210
supports various applications that require to distribute precisely aligned
differential clock signals. Using SiGe technology and a fully differential
architecture, the device offers very low clock skew outputs and superior digital
signal characteristics. Target applications for this clock driver is high performance
clock distribution in computing, networking and telecommunication systems.
Features
Dual 1:5 differential clock distribution
30 ps maximum device skew
Fully differential architecture from input to all outputs
SiGe technology supports near-zero output skew
Supports DC to 3 GHz operation of clock or data signals
ECL/PECL compatible differential clock outputs
ECL/PECL compatible differential clock inputs
Single 3.3 V, 3.3 V, 2.5 V or 2.5 V supply
Standard 32 lead LQFP package
Industrial temperature range
Pin and function compatible to the MC100EP210
32-lead Pb-free Package Available
Functional Description
The MC100ES6210 is designed for low skew clock distribution systems and supports clock frequencies up to 3 GHz. The
device consists of two independent 1:5 clock fanout buffers. The input signal of each fanout buffer is distributed to five identical,
differential ECL/PECL outputs. Both CLKA and CLKB inputs can be driven by ECL/PECL compatible signals.
If VBB is connected to the CLKA or CLKB input and bypassed to GND by a 10 nF capacitor, the MC100ES6210 can be driven
by single-ended ECL/PECL signals utilizing the VBB bias voltage output.
In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even
if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts
being used on that side should be terminated.
The MC100ES6210 can be operated from a single 3.3 V or 2.5 V supply. As most other ECL compatible devices, the
MC100ES6210 supports positive (PECL) and negative (ECL) supplies. The is function and pin compatible to the MC100EP210.
MC100ES6210
LOW VOLTAGE DUAL
1:5 DIFFERENTIAL PECL/ECL/HSTL
CLOCK FANOUT BUFFER
FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-03
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-03
相關PDF資料
PDF描述
MC78L05ACP 5.0 AMP POSITIVE VOLTAGE REGULATOR
MC78L05ACPG 100mA positive voltage regulators
MC78L05ACPRM 5.0 AMP POSITIVE VOLTAGE REGULATOR
MC78L05ACPRMG 5.0 AMP POSITIVE VOLTAGE REGULATOR
MC78L05ACPRP 100mA positive voltage regulators
相關代理商/技術參數
參數描述
MC100LVEL32DG 功能描述:時鐘驅動器及分配 3.3V ECL Divide By 2 Divider RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEL32DG 制造商:ON Semiconductor 功能描述:Clock Generator / Distributor Logic IC P
MC100LVEL32DR2 功能描述:時鐘驅動器及分配 3.3V ECL Divide By 2 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEL32DR2G 功能描述:時鐘驅動器及分配 3.3V ECL Divide By 2 Divider RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
MC100LVEL32DT 功能描述:時鐘驅動器及分配 BBG ECL DIFF INPUT 2 DIV RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
主站蜘蛛池模板: 当雄县| 敦化市| 七台河市| 蛟河市| 西和县| 定襄县| 白山市| 休宁县| 奈曼旗| 监利县| 延安市| 乐清市| 禄劝| 翼城县| 长兴县| 连平县| 绥棱县| 内江市| 新巴尔虎左旗| 孝昌县| 左云县| 宜兰县| 安康市| 大方县| 出国| 胶州市| 澄迈县| 博湖县| 惠水县| 汉中市| 龙南县| 宾川县| 左贡县| 丹阳市| 大新县| 城市| 达尔| 离岛区| 鄯善县| 诏安县| 仙居县|