- 您現在的位置：買賣IC網 > PDF目錄2093 > MC100LVEL56DWR2G (ON Semiconductor)IC MUX 2:1 DUAL DIFF ECL 20-SOIC PDF資料下載
參數資料
| 型號： | MC100LVEL56DWR2G |
| 廠商： | ON Semiconductor |
| 文件頁數： | 1/7頁 |
| 文件大小： | 0K |
| 描述： | IC MUX 2:1 DUAL DIFF ECL 20-SOIC |
| 標準包裝： | 1,000 |
| 系列： | 100LVEL |
| 類型： | 差分數字多路復用器 |
| 電路： | 2 x 2:1 |
| 獨立電路： | 1 |
| 電壓電源： | 雙電源 |
| 電源電壓： | 3 V ~ 3.8 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 20-SOIC |
| 包裝： | 帶卷 (TR) |
Semiconductor Components Industries, LLC, 2008
November, 2008 Rev. 12
1
Publication Order Number:
MC100LVEL56/D
MC100LVEL56
3.3VECL Dual Differential
2:1 Multiplexer
Description
The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The
differential data path makes the device ideal for multiplexing low skew
clock or other skew sensitive signals.
The device features both individual and common select inputs to
address both data path and random logic applications.
The differential inputs have special circuitry which ensures device
stability under open input conditions. When both differential inputs are
left open the D input will pull down to VEE, The D input will bias
around VCC/2 forcing the Q output LOW.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB and
VCC via a 0.01 mF capacitor and limit current sourcing or sinking to
0.5 mA. When not used, VBB should be left open.
Features
580 ps Typical Propagation Delays
Separate and Common Select
The 100 Series Contains Temperature Compensation
PECL Mode Operating Range:
VCC = 3.0 V to 3.8 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = 3.0 V to 3.8 V
Internal Input Pulldown Resistors on D(s), SEL(s), and COM_SEL
Q Output will Default LOW with Inputs Open or at VEE
PbFree Packages are Available*
*For additional information on our PbFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
*For additional marking information, refer to
Application Note AND8002/D.
MARKING DIAGRAM*
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= PbFree Package
SO20 WB
DW SUFFIX
CASE 751D
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
ORDERING INFORMATION
20
1
100LVEL56
AWLYYWWG
http://onsemi.com
相關PDF資料 |
PDF描述 |
|---|---|
| MC100LVEP05DG | IC GATE AND/NAND ECL 2INP 8SOIC |
| MC100LVEP111MNRG | IC CLK BUFF MUX 2:10 3GHZ 32-QFN |
| MC100LVEP14DT | IC CLOCK BUFFER MUX 2:5 20-TSSOP |
| MC100LVEP210MNG | IC CLOCK BUFFER 1:5 3GHZ 32-QFN |
| MC10E101FNR2 | IC GATE OR/NOR QUAD 4INP 28-PLCC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC100LVEL58D | 功能描述:編碼器、解碼器、復用器和解復用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL58DG | 功能描述:編碼器、解碼器、復用器和解復用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL58DR2 | 功能描述:編碼器、解碼器、復用器和解復用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL58DR2G | 功能描述:編碼器、解碼器、復用器和解復用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| MC100LVEL58DT | 功能描述:編碼器、解碼器、復用器和解復用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。