欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC100LVEP34DT
廠商: ON SEMICONDUCTOR
元件分類: 時鐘及定時
英文描述: 2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
中文描述: 100LVE SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16
封裝: LEAD FREE, TSSOP-16
文件頁數: 1/12頁
文件大小: 164K
代理商: MC100LVEP34DT
Semiconductor Components Industries, LLC, 2005
February, 2005
Rev. 7
1
Publication Order Number:
MC100LVEP34/D
MC100LVEP34
2.5V / 3.3VECL
÷
2,
÷
4,
÷
8
Clock Generation Chip
The MC100LVEP34 is a low skew
÷
2,
÷
4,
÷
8 clock generation chip
designed explicitly for low skew clock generation applications. The
internal dividers are synchronous to each other, therefore, the common
output edges are all precisely aligned. The V
BB
pin, an internally
generated voltage supply, is available to this device only. For
single
ended input conditions, the unused differential input is
connected to V
BB
as a switching reference voltage. V
BB
may also
rebias AC coupled inputs. When used, decouple V
BB
and V
CC
via a
0.01 F capacitor and limit current sourcing or sinking to 0.5 mA.
When not used, V
BB
should be left open.
The common enable (EN) is synchronous so that the internal
dividers will only be enabled/disabled when the internal clock is
already in the LOW state. This avoids any chance of generating a runt
clock pulse on the internal clock when the device is enabled/disabled
as can happen with an asynchronous control. An internal runt pulse
could lead to losing synchronization between the internal divider
stages. The internal enable flip
flop is clocked on the falling edge of
the input clock; therefore, all associated specification limits are
referenced to the negative edge of the clock input.
Upon start
up, the internal flip
flops will attain a random state; the
master reset (MR) input allows for the synchronization of the internal
dividers, as well as multiple LVEP34s in a system. Single
ended CLK
input operation is limited to a V
CC
3.0 V in PECL mode, or V
EE
3.0 V in NECL mode.
35 ps Output
to
Output Skew
Synchronous Enable/Disable
Master Reset for Synchronization
The 100 Series Contains Temperature Compensation.
PECL Mode Operating Range: V
CC
= 2.375 V to 3.8 V
with V
EE
= 0 V
NECL Mode Operating Range: V
CC
= 0 V
with V
EE
=
2.375 V to
3.8 V
Open Input Default State
LVDS Input Compatible
Pb
Free Packages are Available*
*For additional information on our Pb
Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
SO
16
D SUFFIX
CASE 751B
1
16
MARKING
DIAGRAMS*
A
L, WL
Y
W, WW = Work Week
= Assembly Location
= Wafer Lot
= Year
1
16
100LVEP34
AWLYWW
TSSOP
16
DT SUFFIX
CASE 948F
*For additional marking information, refer to
Application Note AND8002/D.
http://onsemi.com
1
16
100
VP34
ALYW
1
16
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
相關PDF資料
PDF描述
MC100LVEP34DTR2 2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
MC100LVEP34DTR2G 2.5V / 3.3V ECL /2, /4, /8 Clock Generation Chip
MC10164FN 8-Line Multiplexer
MC1066 Hex Inverter Buffers/Drivers With Open-Collector High-Voltage Outputs 14-CDIP -55 to 125
MC1066DBR2 ACPI-Compliant SMBus Temperature Sensor with Internal and External Diode Input
相關代理商/技術參數
參數描述
MC100LVEP34DTG 功能描述:時鐘發生器及支持產品 2.5V/3.3V ECL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MC100LVEP34DTG 制造商:ON Semiconductor 功能描述:LOGIC IC
MC100LVEP34DTR2 功能描述:時鐘發生器及支持產品 2.5V/3.3V ECL Clock RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MC100LVEP34DTR2G 功能描述:時鐘發生器及支持產品 2.5V/3.3V ECL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
MC100LVGP19DT 制造商:ON Semiconductor 功能描述:
主站蜘蛛池模板: 延寿县| 米脂县| 卢湾区| 板桥市| 丹巴县| 汨罗市| 佛冈县| 南皮县| 宁阳县| 江北区| 尼玛县| 文昌市| 榆树市| 连南| 饶平县| 涞水县| 剑阁县| 松原市| 丰都县| 肇源县| 茂名市| 丰台区| 慈利县| 米脂县| 长宁区| 平原县| 卫辉市| 沂南县| 当阳市| 柳州市| 衡东县| 海南省| 南宁市| 郸城县| 乐陵市| 安国市| 忻城县| 肇源县| 西乌| 色达县| 郧西县|