欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: MC33888
廠商: Motorola, Inc.
英文描述: Quad High-Side and Octal Low-Side Switch for Automotive
中文描述: 四高邊和八路低端汽車開關(guān)
文件頁數(shù): 19/32頁
文件大小: 667K
代理商: MC33888
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33888
19
SYSTEM/APPLICATION INFORMATION
INTRODUCTION
This 33888 is a single-package combination of a power die
with four discrete high-side MOSFETs and an integrated IC
control die consisting of eight low-side drivers with appropriate
control, protection, and diagnostic features. The high-side
drivers are useful for both internal and external vehicle lighting
applications as well as capable of driving inductive solenoid
loads. The low-side drivers are capable of controlling low-
current on/off type inductive loads, such as relays and
solenoids as well as LED indicators and small lamps (see
simplified application diagram,
page 2
). The device is useful in
body control, instrumentation, and other high-power switching
applications and systems.
The 33888 is available in two packages: a power-enhanced
12 x 12 nonleaded Power QFN package with exposed tabs and
a 64-lead Power QFP plastic package.
Both packages are
intended to be soldered directly onto the printed circuit board.
The 33888 differs from the 33888A as explained in
Table 1
,
page 2.
FUNCTIONAL DESCRIPTION
SPI Interface and Protocol Description
The SPI interface has full duplex, three-wire synchronous
data transfer and has four I/O lines associated with it: Serial
Clock (SCLK), Serial Input (SI), Serial Output (SO), and Chip
Select (
CS
).
The SI/SO terminals of the 33888 follow a first-in first-out
(D15/D0) protocol with both input and output words transferring
the most significant bit first. All inputs are compatible with 5.0 V
CMOS logic levels. During SPI output control, a logic [0] in a
message word will result in the designated output being turned
off. Similarly, a logic [1] will turn on a corresponding output.
The SPI lines perform the following functions:
Serial Clock (SCLK)
The SCLK terminal clocks the internal shift registers of the
33888. The serial input (SI) terminal accepts data into the input
shift register on the falling edge of the SCLK signal while the
serial output terminal (SO) shifts data information out of the SO
line driver on the rising edge of the SCLK signal. It is important
that the SCLK terminal be in a logic [0] state whenever the chip
select (
CS
) makes any transition. For this reason, it is
recommended that the SCLK terminal be kept in a logic [0] state
as long as the device is not accessed (
CS
in logic [1] state).
SCLK has an active
internal pulldown, I
DWN
. When
CS
is
logic [1], signals at the SCLK and SI terminals are ignored and
SO is tri-stated (high impedance). (See
Figures 4
and
5
on
page 20
.)
Serial Interface (SI)
This is a serial interface (SI) command data input terminal.
Each SI bit is read on the falling edge of SCLK. A 16-bit stream
of serial data is required on the SI terminal, starting with D15 to
D0. The 12 outputs of the 33888 are configured and controlled
using the 3-bit addressing scheme and the 12 assigned data
bits designed into the 33888. SI has an active
internal pulldown,
I
DWN
.
Serial Output (SO)
The SO data terminal is a tri-stateable output from the shift
register. The SO terminal remains in a high-impedance state
until the
CS
terminal is put into a logic [0] state. The SO data
report the status of the outputs as well as provide the capability
to reflect the state of the direct inputs. The SO terminal changes
states on the rising edge of SCLK and reads out on the falling
edge of SCLK. When an output is ON or OFF and not faulted,
the corresponding SO bit, OD11:OD0, is a logic [0]. If the output
is faulted, the corresponding SO state is a logic [1]. SO
OD14:OD12 reflect the state of six various inputs (three at a
time) depending upon the reported state of the previously
written watchdog bit OD15.
Chip Select (
CS
)
The
CS
terminal enables communication with the master
microcontroller (MCU). When this terminal is in a logic [0] state,
the 33888 is capable of transferring information to and receiving
information from the MCU. The 33888 latches in data from the
input shift registers to the addressed registers on the rising
edge of
CS
. The 33888 transfers status information from the
power outputs to the shift registers on the falling edge of
CS
.
The output driver on the SO terminal is enabled when
CS
is
logic [0].
CS
is only transitioned from a logic [1] state to a
logic [0] state when SCLK is a logic [0].
CS
has an active
internal pullup, I
UP
.
The 33888 is capable of communicating directly with the
MCU via the 16-bit SPI protocol as described in the next
section.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
MC33888FB Quad High-Side and Octal Low-Side Switch for Automotive
MC33888FBR2 Quad High-Side and Octal Low-Side Switch for Automotive
MC33972 Multiple Switch Detection Interface with Suppressed Wake-Up
MC33972DWB Multiple Switch Detection Interface with Suppressed Wake-Up
MC33972EW Multiple Switch Detection Interface with Suppressed Wake-Up
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC33888APNBR2 制造商:Freescale Semiconductor 功能描述: 制造商:FREESCALE-SEMI 功能描述:
MC33888FB 功能描述:電源開關(guān) IC - 配電 QHSOLSS RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻(最大值):85 mOhms 開啟時(shí)間(最大值):400 us 關(guān)閉時(shí)間(最大值):20 us 工作電源電壓:3.2 V to 6.5 V 電源電流(最大值): 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23-5
MC33888FBR2 功能描述:電源開關(guān) IC - 配電 QHSOLSS RoHS:否 制造商:Exar 輸出端數(shù)量:1 開啟電阻(最大值):85 mOhms 開啟時(shí)間(最大值):400 us 關(guān)閉時(shí)間(最大值):20 us 工作電源電壓:3.2 V to 6.5 V 電源電流(最大值): 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-23-5
MC33888PNB 制造商:FREESCALE-SEMI 功能描述:
MC33888PNBR2 制造商:FREESCALE-SEMI 功能描述:
主站蜘蛛池模板: 芷江| 安远县| 梁平县| 永仁县| 宁安市| 呼和浩特市| 江川县| 武清区| 文水县| 马关县| 壤塘县| 淄博市| 全椒县| 奇台县| 龙山县| 犍为县| 安新县| 保山市| 合作市| 桐城市| 惠安县| 龙里县| 大埔区| 佛学| 安远县| 孙吴县| 肥城市| 南安市| 新昌县| 蒙阴县| 西乌珠穆沁旗| 宣恩县| 法库县| 土默特左旗| 十堰市| 合肥市| 银川市| 湖北省| 承德市| 西峡县| 朝阳区|