- 您現在的位置：買賣IC網 > PDF目錄382305 > MC33888FBR2 (MOTOROLA INC) Quad High-Side and Octal Low-Side Switch for Automotive PDF資料下載
參數資料
| 型號： | MC33888FBR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 外設及接口 |
| 英文描述： | Quad High-Side and Octal Low-Side Switch for Automotive |
| 中文描述： | 40 A BUF OR INV BASED PRPHL DRVR, PQFP64 |
| 封裝： | 0.65 MM PITCH, MO-188, POWER PACK-64 |
| 文件頁數： | 17/32頁 |
| 文件大小： | 667K |
| 代理商： | MC33888FBR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
MOTOROLA ANALOG INTEGRATED CIRCUIT DEVICE DATA
33888
17
POWER OUTPUT TIMING (continued)
Peak Current Limit Timer
(Note 36)
t
PCT
40
70
100
ms
Direct Input Switching Frequency
(Note 37)
f
PWM
–
125
–
Hz
SPI INTERFACE TIMING
(Note 38)
Recommended Frequency of SPI Operation
Normal Mode
Extended Mode: V
DD
= 3.4 V; V
PWR
= 4.5 V, APNB Suffix Only
f
SPI
–
–
–
–
3.0
2.1
MHz
Required Low State Duration for
RST
(Note 39)
t
WRST
–
50
167
ns
Rising Edge of
CS
to Falling Edge of
CS
(Required Setup Time)
(Note 40)
t
CS
–
–
300
ns
Rising Edge of
RST
to Falling Edge of
CS
(Required Setup Time)
(Note 40)
t
ENBL
–
–
5.0
μ
s
Falling Edge of
CS
to Rising Edge of SCLK (Required Setup Time)
(Note 40)
t
LEAD
–
50
167
ns
Required High State Duration of SCLK (Required Setup Time)
(Note 40)
t
WSCLKh
–
–
167
ns
Required Low State Duration of SCLK (Required Setup Time)
(Note 40)
t
WSCLKl
–
–
167
ns
Falling Edge of SCLK to Rising Edge of
CS
(Required Setup Time)
(Note 40)
t
LAG
–
50
167
ns
SI to Falling Edge of SCLK (Required Setup Time)
(Note 40)
t
SI(SU)
–
25
83
ns
Falling Edge of SCLK to SI (Required Hold Time)
(Note 40)
t
SI(HOLD)
–
25
83
ns
SO Rise Time
C
L
= 200 pF
t
RSO
–
25
50
ns
SO Fall Time
C
L
= 200 pF
t
FSO
–
25
50
ns
SI,
CS
, SCLK, Incoming Signal Rise Time
(Note 41)
t
RSI
–
–
50
ns
SI,
CS
, SCLK, Incoming Signal Fall Time
(Note 41)
t
FSI
–
–
50
ns
Time from Falling Edge of
CS
to SO Low Impedance
(Note 42)
t
SO(EN)
–
–
145
ns
Time from Rising Edge of
CS
to SO High Impedance
(Note 43)
t
SO(DIS)
–
65
145
ns
Time from Rising Edge of SCLK to SO Data Valid
(Note 44)
0.2 V
DD
≤
SO
≥
0.8 V
DD
, C
L
= 200 pF
t
VALID
–
65
105
ns
Notes
36.
37.
t
PCT
measured from the rising edge of
CS
to 90% of I
LIMPKHS[x,x]
when the peak current limit is enabled.
This frequency is a typical value. Maximum switching frequencies are dictated by the turn-ON delay, turn-OFF delay, output rise and fall
times, and the maximum allowable junction temperature.
Symmetrical 50% duty cycle SCLK clock period of 333 ns.
RST
low duration measured with outputs enabled and going to OFF or disabled condition.
Maximum setup time required for the 33888 is the minimum guaranteed time needed from the MCU.
Rise and fall time of incoming SI,
CS
, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
Time required for output status data to be available for use at SO. 1.0 k
pullup on
CS.
Time required for output status data to be terminated at SO. 1.0 k
pullup on
CS.
Time required to obtain valid data out from SO following the rise of SCLK.
38.
39.
40.
41.
42.
43.
44.
DYNAMIC ELECTRICAL CHARACTERISTICS (continued)
Characteristics noted under conditions 6.0 V
≤
V
PWR
≤
27 V, 4.5 V
≤
V
DD
≤
5.5 V, -40
°
C
≤
T
J
≤
150
°
C unless otherwise noted. Typical
values noted reflect the approximate parameter mean at T
A
= 25
°
C under nominal conditions unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC33972 | Multiple Switch Detection Interface with Suppressed Wake-Up |
| MC33972DWB | Multiple Switch Detection Interface with Suppressed Wake-Up |
| MC33972EW | Multiple Switch Detection Interface with Suppressed Wake-Up |
| MC33999 | 16-Output Switch with SPI and PWM Control |
| MC34152P | Single Output LDO, 250mA, Fixed(3.3V), Low Noise, Fast Transient Response 8-SOIC -40 to 85 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC33888PNB | 制造商:FREESCALE-SEMI 功能描述: |
| MC33888PNBR2 | 制造商:FREESCALE-SEMI 功能描述: |
| MC33889BDW | 功能描述:網絡控制器與處理器 IC SBC LIGHT PASS 3.3 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MC33889BDWR2 | 功能描述:網絡控制器與處理器 IC SBC LIGHT PASS 3.3 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| MC33889BPEG | 制造商:Freescale Semiconductor 功能描述:SYSTEM BASIS CHIP WITH LOW SPEED FAULT TOLERANT CAN INTERFACE 制造商:Freescale Semiconductor 功能描述:SBC-LITE-LS-CAN - Bulk 制造商:Freescale Semiconductor 功能描述:IC SYSTEM BASIS W/CAN 28SOIC |
發布緊急采購，3分鐘左右您將得到回復。