- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371036 > MC54-74HC175 (Motorola, Inc.) Quad D Flip-Flop with Common Clock and Reset PDF資料下載
參數(shù)資料
| 型號： | MC54-74HC175 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Quad D Flip-Flop with Common Clock and Reset |
| 中文描述： | 四D觸發(fā)器與普通時鐘和復(fù)位拖鞋 |
| 文件頁數(shù)： | 1/7頁 |
| 文件大小： | 200K |
| 代理商： | MC54-74HC175 |
SEMICONDUCTOR TECHNICAL DATA
1
REV 6
Motorola, Inc. 1995
10/95
! "
High–Performance Silicon–Gate CMOS
The MC54/74HC175 is identical in pinout to the LS175. The device inputs
are compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
This device consists of four D flip–flops with common Reset and Clock
inputs, and separate D inputs. Reset (active–low) is asynchronous and
occurs when a low level is applied to the Reset input. Information at a D input
is transferred to the corresponding Q output on the next positive going edge
of the Clock input.
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1
μ
A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity 166 FETs or 41.5 Equivalent Gates
LOGIC DIAGRAM
PIN 16 = VCC
PIN 8 = GND
9
4
5
12
13
CLOCK
D0
D1
D2
D3
RESET
1
DATA
INPUTS
2
3
7
6
10
11
15
14
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
INVERTING
AND
NONINVERTING
OUTPUTS
PIN ASSIGNMENT
FUNCTION TABLE
13
14
15
16
9
10
11
12
5
4
3
2
1
8
7
6
D2
D3
Q3
Q3
VCC
CLOCK
Q2
Q2
D0
Q0
Q0
RESET
GND
Q1
Q1
D1
Inputs
Clock
Outputs
Q
Reset
D
Q
L
H
H
H
X
X
H
L
X
L
H
L
H
L
H
L
No Change
D SUFFIX
SOIC PACKAGE
CASE 751B–05
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
ORDERING INFORMATION
MC54HCXXXJ
MC74HCXXXN
MC74HCXXXD
Ceramic
Plastic
SOIC
1
16
1
16
J SUFFIX
CERAMIC PACKAGE
CASE 620–10
1
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC54-74HC175 | Quad D Flip-Flop with Common Clock and Reset |
| MC54-74HC390 | Dual 4-Stage Binary Ripple Counter with ±2 and ±5 Sections |
| MC54-74HC4016 | Quad Analog Switch/ Multiplexer/Demultiplexer |
| MC74HC175D | Quad D Flip-Flop with Common Clock and Reset |
| MC74HC175N | Quad D Flip-Flop with Common Clock and Reset |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC54-74HC240A | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Octal 3-State Inverting Buffer/Line Driver/Line Receiver |
| MC54-74HC244A | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Octal 3-State Noninverting Buffer/Line Driver/Line Receiver |
| MC54-74HC245A | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Octal 3-State Noninverting Buffer Transceiver |
| MC54-74HC251 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Input Data Selector/Multiplexer with 3-State Outputs |
| MC54-74HC259 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-Bit Addressable Latch 1-of-8 Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。