- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26800 > MC74AC109D (ON SEMICONDUCTOR) AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | MC74AC109D |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 鎖存器 |
| 英文描述： | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁數(shù)： | 1/9頁 |
| 文件大小： | 233K |
| 代理商： | MC74AC109D |
Semiconductor Components Industries, LLC, 2006
June, 2006 Rev. 6
1
Publication Order Number:
MC74AC109/D
MC74AC109, MC74ACT109
Dual JK Positive
EdgeTriggered FlipFlop
The MC74AC109/74ACT109 consists of two highspeed
completely independent transition clocked JK flipflops. The clocking
operation is independent of rise and fall times of the clock waveform.
The JK design allows operation as a D flipflop (refer to
MC74AC74/74ACT74 data sheet) by connecting the J and K inputs
together.
Asynchronous Inputs:
LOW input to SD (Set) sets Q to HIGH level
LOW input to CD (Clear) sets Q to LOW level
Clear and Set are independent of clock
Simultaneous LOW on CD and SD makes both Q and Q HIGH
Outputs Source/Sink 24 mA
′ACT109 Has TTL Compatible Inputs
15
16
14
13
12
11
10
2
1
3
4567
VCC
9
8
CD2
J2
K2
CP2 SD2
Q2
CD1
J1
K1
CP1 SD1
Q1
Q1 GND
J1
K1
CP1
SD1
Q1
CD
J
K
CP
SD
Q
CD1
Figure 1. Pinout; 16Lead Packages Conductors
(Top View)
PIN ASSIGNMENT
PIN
FUNCTION
J1, J2, K1, K2
Data Inputs
CP1, CP2
Clock Pulse Inputs
CD1, CD2
Direct Clear Inputs
SD1, SD2
Direct Set Inputs
Q1, Q2, Q1,
Q2
Outputs
http://onsemi.com
DIP16
N SUFFIX
CASE 648
1
16
SO16
D SUFFIX
CASE 751B
1
16
Device
Package
Shipping
ORDERING INFORMATION
MC74AC109N
PDIP16
25 Units/Rail
MC74AC109D
SOIC16
48 Units/Rail
MC74AC109DR2
2500 Tape & Reel
TSSOP16
DT SUFFIX
CASE 948F
MC74AC109DT
TSSOP16
96 Units/Rail
MC74AC109DTR2 TSSOP16
SOIC16
2500 Tape & Reel
MC74ACT109N
PDIP16
25 Units/Rail
MC74ACT109D
SOIC16
48 Units/Rail
MC74ACT109DR2
2500 Tape & Reel
MC74ACT109DT
TSSOP16
96 Units/Rail
MC74ACT109DTR2 TSSOP16
SOIC16
2500 Tape & Reel
1
16
See general marking information in the device marking
section on page 6 of this data sheet.
DEVICE MARKING INFORMATION
1
16
EIAJ16
M SUFFIX
CASE 966
MC74AC109M
EIAJ16
MC74AC109MEL
EIAJ16
2000 Tape & Reel
MC74ACT109M
EIAJ16
MC74ACT109MEL
EIAJ16
2000 Tape & Reel
50 Units/Rail
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74ACT109N | ACT SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 |
| MC74AC10DTR2 | AC SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14 |
| MC74ACT10DT | ACT SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14 |
| MC74AC10M | AC SERIES, TRIPLE 3-INPUT NAND GATE, PDSO14 |
| MC74AC126DR2 | AC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74AC109DR2 | 制造商:Motorola Inc 功能描述:Flip Flop, Dual, J/K Type, 16 Pin, Plastic, SOP |
| MC74AC109DT | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual JK Positive Edge−Triggered Flip−Flop |
| MC74AC109DTR2 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual JK Positive Edge−Triggered Flip−Flop |
| MC74AC109M | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual JK Positive Edge−Triggered Flip−Flop |
| MC74AC109MEL | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual JK Positive Edge−Triggered Flip−Flop |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。