參數資料
| 型號： | MC74AC161N |
| 廠商： | ON Semiconductor |
| 文件頁數： | 8/15頁 |
| 文件大小： | 0K |
| 描述： | IC COUNTER SYNC BINARY 16-DIP |
| 標準包裝： | 25 |
| 系列： | 74AC |
| 邏輯類型： | 二進制計數器 |
| 方向： | 上 |
| 元件數： | 1 |
| 每個元件的位元數： | 4 |
| 復位： | 異步 |
| 計時： | 同步 |
| 計數速率： | 167MHz |
| 觸發器類型： | 正邊沿 |
| 電源電壓： | 2 V ~ 6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 16-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 16-DIP |
| 包裝： | 管件 |
MC74AC161, MC74ACT161, MC74AC163, MC74ACT163
http://onsemi.com
2
Figure 2. Logic Symbol
*MR for ′161
*SR for ′163
PE P0 P1 P2
CEP
P3
CET
CP
*R Q0 Q1 Q2 Q3
TC
FUNCTIONAL DESCRIPTION
The MC74AC161/ACT161 and MC74AC163/ACT163
count modulo16 binary sequence. From state 15 (HHHH)
they increment to state 0 (LLLL). The clock inputs of all
flipflops are driven in parallel through a clock buffer. Thus
all changes of the Q outputs (except due to Master Reset of
the ′161) occur as a result of, and synchronous with, the
LOWtoHIGH transition of the CP input signal. The
circuits have four fundamental modes of operation, in order
of precedence: asynchronous reset (′161), synchronous reset
(′163), parallel load, countup and hold. Five control inputs
Master Reset (MR, ′161), Synchronous Reset (SR, ′163),
Parallel Enable (PE), Count Enable Parallel (CEP) and
Count Enable Trickle (CET) determine the mode of
operation, as shown in the Mode Select Table. A LOW
signal on MR overrides all other inputs and asynchronously
forces all outputs LOW. A LOW signal on SR overrides
counting and parallel loading and allows all outputs to go
LOW on the next rising edge of CP. A LOW signal on PE
overrides counting and allows information on the Parallel
Data (Pn) inputs to be loaded into the flipflops on the next
rising edge of CP. With PE and MR (′161) or SR (′163)
HIGH, CEP and CET permit counting when both are HIGH.
Conversely, a LOW signal on either CEP or CET inhibits
counting.
The MC74AC161/ACT161 and MC74AC163/ACT163 use
Dtype edgetriggered flipflops and changing the SR, PE,
CEP and CET inputs when the CP is in either state does not
cause errors, provided that the recommended setup and hold
times, with respect to the rising edge of CP, are observed.
The Terminal Count (TC) output is HIGH when CET is
HIGH and counter is in state 15. To implement synchronous
multistage counters, the TC outputs can be used with the
CEP and CET inputs in two different ways. Please refer to
the MC74AC568 data sheet. The TC output is subject to
decoding spikes due to internal race conditions and is
therefore not recommended for use as a clock or
asynchronous reset for flipflops, counters or registers.
Logic Equations:
Count Enable = CEPCETPE
TC = Q0Q1Q2Q3CET
MODE SELECT TABLE
*SR
PE
CET
CEP
Action on the Rising
Clock Edge ( )
L
X
Reset (Clear)
H
L
X
Load (Pn → Qn)
H
Count (Increment)
H
L
X
No Change (Hold)
H
X
L
No Change (Hold)
*For ′163 only
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Figure 3. State Diagram
15
0
14
13
12
5
4
6
7
8
1
2
3
11
10
9
相關PDF資料 |
PDF描述 |
|---|---|
| MC14521BFELG | IC DIVIDER 24STAGE FREQ 16SOEIAJ |
| MC14521BD | IC DIVIDER 24STAGE FREQ 16-SOIC |
| MC74AC161MG | IC COUNTER SYNC BINARY 16SOEIAJ |
| MC74VHC1G02DTT1 | IC GATE NOR SGL 2IN HS 5TSOP |
| MC74AC161M | IC COUNTER SYNC BINARY 16SOEIAJ |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC74AC161NG | 功能描述:計數器移位寄存器 2-6V Synchronous Presettable Binary RoHS:否 制造商:Texas Instruments 計數器類型: 計數順序:Serial to Serial/Parallel 電路數量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74AC162D | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: |
| MC74AC162DR2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:ON Semiconductor 功能描述: |
| MC74AC162N | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER |
| MC74AC163 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:SYNCHRONOUS PRESETTABLE BINARY COUNTER |
發布緊急采購，3分鐘左右您將得到回復。