- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371039 > MC74HC4040AD (MOTOROLA INC) 12-Stage Binary Ripple Counter PDF資料下載
參數(shù)資料
| 型號(hào)： | MC74HC4040AD |
| 廠(chǎng)商： | MOTOROLA INC |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | 12-Stage Binary Ripple Counter |
| 中文描述： | HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 12-BIT UP BINARY COUNTER, PDSO16 |
| 封裝： | 0.150 INCH, PLASTIC, SOIC-16 |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大?。?/td> | 215K |
| 代理商： | MC74HC4040AD |
MC54/74HC4040A
MOTOROLA
High–Speed CMOS Logic Data
DL129 — Rev 6
4
TIMING REQUIREMENTS
(Input tr = tf = 6 ns)
Symbol
Parameter
V
Guaranteed Limit
Unit
VCC
–55 to 25
°
C
≤
85
°
C
≤
125
°
C
trec
Minimum Recovery Time, Reset Inactive to Clock
(Figure 2)
2.0
3.0
4.5
6.0
30
20
5
4
40
25
8
6
50
30
12
9
ns
tw
Minimum Pulse Width, Clock
(Figure 1)
2.0
3.0
4.5
6.0
70
40
15
13
80
45
19
16
90
50
24
20
ns
tw
Minimum Pulse Width, Reset
(Figure 2)
2.0
3.0
4.5
6.0
70
40
15
13
80
45
19
16
90
50
24
20
ns
tr, tf
Maximum Input Rise and Fall Times
(Figure 1)
2.0
3.0
4.5
6.0
1000
800
500
400
1000
800
500
400
1000
800
500
400
ns
NOTE:Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
PIN DESCRIPTIONS
INPUTS
Clock (Pin 10)
Negative–edge triggering clock input. A high–to–low tran-
sition on this input advances the state of the counter.
Reset (Pin 11)
Active–high reset. A high level applied to this input asynch-
ronously resets the counter to its zero state, thus forcing all Q
outputs low.
OUTPUTS
Q1 thru Q12 (Pins 9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1)
Active–high outputs. Each Qn output divides the Clock
input frequency by 2N.
SWITCHING WAVEFORMS
tf
Clock
Q1
VCC
GND
90%
50%
10%
tr
tw
90%
50%
10%
tPHL
1/fMAX
tPLH
tTLH
tTHL
Clock
VCC
GND
tw
trec
50%
Figure 1.
Figure 2.
Reset
VCC
GND
50%
Any Q
50%
tPHL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC74HC4040ADT | Dual Operational Amplifier |
| MC74HC4040AN | 12-Stage Binary Ripple Counter |
| MC54HC4049 | Hex Buffers/Logic-Level Down Converters |
| MC74HC4050D | Hex Buffers/Logic-Level Down Converters |
| MC74HC4050N | Hex Buffers/Logic-Level Down Converters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC74HC4040ADG | 功能描述:計(jì)數(shù)器移位寄存器 2-6V Monolithic WFR Binary RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74HC4040ADR2 | 功能描述:計(jì)數(shù)器移位寄存器 2-6V Monolithic WFR RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74HC4040ADR2G | 功能描述:計(jì)數(shù)器移位寄存器 2-6V Monolithic WFR Binary RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC74HC4040ADT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC74HC4040ADTR2 | 功能描述:計(jì)數(shù)器移位寄存器 2-6V Monolithic WFR RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。