欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MCM32A964SG33
廠商: MOTOROLA INC
元件分類: DRAM
英文描述: 128KB/256KB Secondary Cache Module With Tag, Valid, and Dirty for i486 Processor Systems
中文描述: 64K X 32 CACHE TAG SRAM MODULE, 25 ns, DMA112
文件頁數: 6/12頁
文件大小: 169K
代理商: MCM32A964SG33
MCM32A732/764
MCM32A832/864
MCM32A932/964
6
MOTOROLA FAST SRAM
CAPACITANCE
(f = 1 MHz, dV = 3 V, TA = 25
°
C, Periodically sampled rather than 100% tested)
Characteristic
Symbol
Max
Unit
Cache Address Input Capacitance
Cin
Cin
CI/O
Cin
48
pF
Control Pin Input Capacitance
(E, W)
8
pF
I/O Capacitance
8
pF
Tag Address Input Capacitance
18
pF
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
5 ns
Output Timing Measurement Reference Level
Output Load
. . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . .
Figure 1A Unless Otherwise Noted
READ CYCLE
(See Notes 1 and 2)
Data
Tag/Valid
Dirty
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
tAVQV
tAVQV
30
30
30
ns
3
Address Access Time
xCA2–3
(Transparent Mode) A4 – A19
20
25
12
12
25
ns
9
Chip Select Access Time
tELQV
tGLQV
tAXQX
tELQX
tEHQZ
tGLQX
tGHQZ
20
12
20
ns
4
Output Enable to Output Valid
10
6
ns
Output Hold from Address Change
4
4
4
ns
5,6,7
Enable Low to Output Active
4
4
4
ns
5,6,7
Enable High to Output High–Z
9
7
9
ns
5,6,7
Output Enable Low to Output Active
0
0
0
ns
5,6,7
Output Enable High to Output High–Z
8
6
ns
5,6,7
NOTES:
1. W is high for read cycle.
2. E = Exx, ET; W = Wxx, WT, WA; G = GA, GB
3. All timings are referenced from the last valid address to the first transitioning address.
4. Addresses valid prior to or coincident with E going low.
5. At any given voltage and temperature, tEHQZ (max) is less than tELQX (min), and tGHQZ (max) is less than tGLQX (min), both for a given
device and from device to device.
6. Transition is measured
±
500 mV from steady–state voltage with load of Figure 1B.
7. This parameter is sampled and not 100% tested.
8. Device is continuously selected (E = VIL, G = VIL).
9. TAG Address Access Time tAVTV.
AC TEST LOADS
OUTPUT
Z0 = 50
50
VL = 1.5 V
Figure 1A
Figure 1B
5 pF
+5 V
OUTPUT
255
480
TIMING LIMITS
The table of timing values shows either a
minimum or a maximum limit for each param-
eter. Input requirements are specified from
the external system point of view. Thus, ad-
dress setup time is shown as a minimum
since the system must supply at least that
much time (even though most devices do not
require it). On the other hand, responses from
the memory are specified from the device
point of view. Thus, the access time is shown
as a maximum since the device never pro-
vides data later than that time.
相關PDF資料
PDF描述
MCM32A764SG33 OSC 5V 8PIN TTL
MCM36200 2M x 36 Bit Dynamic Random Access Memory Module
MCM36200S10 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
MCM36L200S10 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor
MCM36200SG10 16 Characters x 4 Lines, 5x7 Dot Matrix Character and Cursor
相關代理商/技術參數
參數描述
MCM32L100 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module
MCM32L100S10 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module
MCM32L100S80 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module
MCM32L100SG10 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module
MCM32L100SG80 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:1M x 32 Bit Dynamic Random Access Memory Module
主站蜘蛛池模板: 焉耆| 五莲县| 乐安县| 隆安县| 娱乐| 宿迁市| 富阳市| 新化县| 公安县| 长汀县| 武安市| 娄烦县| 筠连县| 聊城市| 盘山县| 垫江县| 郯城县| 泾川县| 涟水县| 汝南县| 革吉县| 连江县| 永顺县| 德庆县| 自治县| 甘南县| 太湖县| 东平县| 长泰县| 涞水县| 科技| 长阳| 温泉县| 南投县| 观塘区| 峨眉山市| 江达县| 汝南县| 馆陶县| 利津县| 呼玛县|