欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MCM63P733A
廠商: Motorola, Inc.
英文描述: 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
中文描述: 128K的× 32位流水線BurstRAM同步快速靜態存儲器
文件頁數: 14/16頁
文件大小: 238K
代理商: MCM63P733A
MCM63P733A
14
MOTOROLA FAST SRAM
APPLICATION INFORMATION
SLEEP MODE
A sleep mode feature, the ZZ pin, has been implemented
on the MCM63P733A. It allows the system designer to place
the RAM in the lowest possible power condition by asserting
ZZ. The sleep mode timing diagram shows the different
modes of operation: Normal Operation, No READ/WRITE
Allowed, and Sleep Mode. Each mode has its own set of
constraints and conditions that are allowed.
Normal Operation: All inputs must meet setup and hold
times prior to sleep and tZZREC nanoseconds after re-
covering from sleep. Clock (K) must also meet cycle, high,
and low times during these periods. Two cycles prior to sleep,
initiation of either a read or write operation is not allowed.
No READ/WRITE: During the period of time just prior to
sleep and during recovery from sleep, the assertion of either
ADSC, ADSP, or any write signal is not allowed. If a write
operation occurs during these periods, the memory array
may be corrupted. Validity of data out from the RAM can not
be guaranteed immediately after ZZ is asserted (prior to
being in sleep).
Sleep Mode: The RAM automatically deselects itself. The
RAM disconnects its internal clock buffer. The external clock
may continue to run without impacting the RAMs sleep cur-
rent (IZZ). All inputs are allowed to toggle — the RAM will not
be selected and perform any reads or writes. However, if
inputs toggle, the IZZ (max) specification will not be met.
NON–BURST SYNCHRONOUS OPERATION
Although this BurstRAM has been designed for PowerPC
— and other high end MPU–based systems, these SRAMs
can be used in other high speed L2 cache or memory
applications that do not require the burst address feature.
Most L2 caches designed with a synchronous interface can
make use of the MCM63P733A. The burst counter feature of
the BurstRAM can be disabled, and the SRAM can be con-
figured to act upon a continuous stream of addresses. See
Figure 4.
CONTROL PIN TIE VALUES EXAMPLE
(H
VIH, L
VIL)
Non–Burst
ADSP
ADSC
Sync Non–Burst,
Pipelined SRAM
ADV
H
SE1
L
SE2
H
LBO
X
H
L
NOTE: Although X is specified in the table as a don’t care, the pin
must be tied either high or low.
WRITES
READS
DQ
K
Q(B)
Q(A)
ADDR
A
B
C
D
E
F
G
H
W
Q(D)
Q(C)
D(F)
D(E)
D(H)
D(G)
G
Figure 5. Example Configuration as Non–Burst Synchronous SRAM
SE3
MCM
63P733A XX
X
X
Motorola Memory Prefix
Part Number
Full Part Numbers — MCM63P733ATQ133
MCM63P733ATQ117
MCM63P733ATQ117R
MCM63P733ATQ100
MCM63P733ATQ100R MCM63P733ATQ90R
MCM63P733ATQ90
MCM63P733ATQ133R
Package (TQ = TQFP)
Blank = Trays, R = Tape and Reel
Speed (133 = 133 MHz, 117 = 117 MHz,
100 = 100 MHz, 90 = 90 MHz)
ORDERING INFORMATION
(Order by Full Part Number)
相關PDF資料
PDF描述
MCM63P733ATQ90 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ90R 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ100 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ100R ER 7C 7#16S SKT RECP
MCM63P733ATQ117 128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
相關代理商/技術參數
參數描述
MCM63P733ATQ100 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ100R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ117 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ117R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MCM63P733ATQ133 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
主站蜘蛛池模板: 南陵县| 浑源县| 濮阳市| 易门县| 闽清县| 贵溪市| 巴楚县| 宝清县| 和田县| 宁城县| 绵阳市| 富阳市| 甘南县| 南华县| 河南省| 云和县| 吉木乃县| 邵阳市| 广灵县| 灌阳县| 绥滨县| 华容县| 游戏| 诏安县| 晴隆县| 武山县| 淅川县| 堆龙德庆县| 山阳县| 永济市| 右玉县| 山阴县| 栾城县| 丹东市| 依兰县| 多伦县| 门源| 会理县| 苍山县| 武安市| 封开县|