欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MCM63Z736TQ100R
廠商: MOTOROLA INC
元件分類: SRAM
英文描述: 128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
中文描述: 128K X 36 ZBT SRAM, 5 ns, PQFP100
封裝: TQFP-100
文件頁數: 17/27頁
文件大小: 328K
代理商: MCM63Z736TQ100R
MCM63P636
17
MOTOROLA FAST SRAM
FUNCTIONAL OPERATION
POWER UP AND INITIALIZATION
The RESET input is used to reset the SRAM internal logic
at power on. At power on, this pin is held low and then driven
high at some later time. Eight cycles after the RESET is as-
serted high, standard SRAM functionality may begin.
DATA STROBES
The data strobes STRBA, STRBA, STRBB, and STRBB
are driven by the SRAM to be used by the device receiving
the output data. The data strobes toggle only at the approxi-
mate center of each output data valid window such that the
external device can reliably latch in this data. Following a
burst read, the data strobes will be driven to High–Z.
WRITE CYCLES
The address is sampled on the first rising edge of clock of
each burst write sequence, and the write data is sampled on
the subsequent rising clock edges. During a burst write the
last, last two, or last three addresses may be blocked from
being written by asserting the W synchronous write pin high.
However, once W is asserted high, it must remain in this
state through the remainder of the burst write sequence. All
burst write (and masked write) sequences must be followed
by an inactive cycle to reset internal state machines.
LOW POWER STOP–CLOCK OPERATION
In the stop–clock mode of operation, the SRAM will hold all
state and data values even though the clock is not running
(full static operation). The SRAM design allows the clock to
start with ADS, and stops the clock after the last write data is
latched, or the last read data is driven out.
When starting and stopping the clock, the initial clocks be-
ing driven may not meet the AC clock timing parametrics, but
will meet those parametrics at least two clocks prior to ADS
being asserted low.
To achieve the lowest power operation for all three stop
clock modes, stop read, stop write, and stop deselect:
Force the clock to a low state.
Force the control signals to an inactive state (this guar-
antees any potential source of noise on the clock input
will not start an unplanned on activity).
Force the address inputs to a low state (VIL), preferably
< 0.2 V.
VIL
K
ADS
SA
Din
Qout
A
B
VIH
VIL
VIL
HIGH–Z
HIGH–Z
STOP–CLOCK WITH READ TIMING
ADS
INITIATES
BURST READ
END
BURST
READ
K
CLOCK
STOP
STOP–CLOCK
LOW POWER
OPERATION
WAKE–UP/
INVALID
CLOCK
INVALID
CLOCK
FIRST
VALID
CLOCK
Q(A)
Q(A +1)
Q(A +2)
Q(A +3)
相關PDF資料
PDF描述
MCM63Z736TQ133 128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
MCM63Z736TQ133R 128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
MCM63Z737TQ11 128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z737TQ11R 128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z737TQ15 128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
相關代理商/技術參數
參數描述
MCM63Z736TQ133 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
MCM63Z736TQ133R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 and 256K x 18 Bit Pipelined ZBT RAM Synchronous Fast Static RAM
MCM63Z737 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z737TQ11 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z737TQ11R 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
主站蜘蛛池模板: 凌云县| 武功县| 枝江市| 赞皇县| 偃师市| 开平市| 屏东县| 康乐县| 屏山县| 汶上县| 健康| 衡阳县| 罗城| 水城县| 辽宁省| 米脂县| 阿城市| 津市市| 邛崃市| 富宁县| 阳曲县| 东乌珠穆沁旗| 柘城县| 大连市| 海安县| 曲阜市| 南木林县| 鄂托克前旗| 都昌县| 郎溪县| 兴山县| 闽侯县| 阿巴嘎旗| 女性| 乐昌市| 烟台市| 磴口县| 石屏县| 海盐县| 皋兰县| 永定县|