- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄371090 > MCM6709ARJ6R2 (MOTOROLA INC) 64K x 4 Bit Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | MCM6709ARJ6R2 |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 64K x 4 Bit Static RAM |
| 中文描述： | 64K X 4 STANDARD SRAM, 6 ns, PDSO28 |
| 封裝： | 0.300 INCH, PLASTIC, SOJ-28 |
| 文件頁(yè)數(shù)： | 3/7頁(yè) |
| 文件大小： | 102K |
| 代理商： | MCM6709ARJ6R2 |
MCM6709BR
3
MOTOROLA FAST SRAM
CAPACITANCE
(f = 1.0 MHz, dV = 3.0 V, TA = 25
°
C, Periodically Sampled Rather Than 100% Tested)
Parameter
Symbol
Max
Unit
Address Input Capacitance
Cin
Cin
CI/O
5
pF
Control Pin Input Capacitance(E, G, W)
6
pF
Input/Output Capacitance
6
pF
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VCC = 5.0 V
±
10%, TA = 0 to + 70
°
C, Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
2 ns
Output Timing Measurement Reference Level
Output Load
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . .
See Figure 1a
READ CYCLES 1 AND 2
(See Notes 1 and 2)
MCM6709BR–6
MCM6709BR–7
MCM6709BR–8
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Read Cycle Time
tAVAV
tAVQV
tELQV
tGLQV
tAXQX
tELQX
tGLQX
tEHQZ
tGHQZ
6
—
7
—
8
—
ns
3
Address Access Time
—
6
—
7
—
8
ns
Chip Enable Access Time
—
6
—
7
—
8
ns
Output Enable Access Time
—
4
—
4
—
4
ns
Output Hold from Address Change
3
—
3
—
3
—
ns
Chip Enable Low to Output Active
3
—
3
—
3
—
ns
4, 5, 6
Output Enable Low to Output Active
0
—
0
—
0
—
ns
4, 5, 6
Chip Enable High to Output High–Z
—
3
—
3.5
—
3.5
ns
4, 5, 6
Output Enable High to Output High–Z
—
3
—
3.5
—
3.5
ns
4, 5, 6
NOTES:
1. W is high for read cycle.
2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus
contention conditions during read and write cycles.
3. All read cycle timings are referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature, tEHQZ max is less than tELQX min, and tGHQZ max is less than tGLQX min, both for a given
device and from device to device.
5. Transition is measured 200 mV from steady–state voltage with load of Figure 1b.
6. This parameter is sampled and not 100% tested.
OUTPUT
Z0 = 50
RL = 50
VL = 1.5 V
(a)
(b)
5 pF
+5 V
OUTPUT
255
480
The table of timing values shows either a
minimum or a maximum limit for each param-
eter. Input requirements are specified from
the external system point of view. Thus, ad-
dress setup time is shown as a minimum
since the system must supply at least that
much time. On the other hand, responses
from the memory are specified from the de-
vice point of view. Thus, the access time is
shown as a maximum since the device never
provides data later than that time.
TIMING LIMITS
Figure 1. AC Test Loads
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM6709BRJ6 | 64K x 4 Bit Static RAM |
| MCM6709BRJ7 | 64K x 4 Bit Static RAM |
| MCM6709BRJ8 | 64K x 4 Bit Static RAM |
| MCM6709AR | 64K x 4 Bit Static RAM |
| MCM6709ARJ6 | 64K x 4 Bit Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM6709ARJ7 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:64K x 4 Bit Static RAM |
| MCM6709ARJ7R2 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:64K x 4 Bit Static RAM |
| MCM6709B | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:64K x 4 Bit Static RAM |
| MCM6709BJ10 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:64K x 4 Bit Static RAM |
| MCM6709BJ10R | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:64K x 4 Bit Static RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。