欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MCM69L735ZP6
廠商: MOTOROLA INC
元件分類: DRAM
英文描述: 128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
中文描述: 128K X 36 CACHE SRAM, 6 ns, PBGA119
封裝: 7 X 17 MM, PLASTIC, BGA-119
文件頁數: 1/16頁
文件大小: 175K
代理商: MCM69L735ZP6
MCM69F817
1
MOTOROLA FAST SRAM
Product Preview
256K x 18 Bit Flow–Through
BurstRAM
Synchronous
Fast Static RAM
The MCM69F817 is a 4M bit synchronous fast static RAM designed to provide
a burstable, high performance, secondary cache for the PowerPC
and other
high performance microprocessors. It is organized as 256K words of 18 bits
each. This device integrates input registers, a 2–bit address counter, and high
speed SRAM onto a single monolithic circuit for reduced parts count in cache
data RAM applications. Synchronous design allows precise cycle control with the
use of an external clock (K).
Addresses (SA), data inputs (DQx), and all control signals except output
enable (G) and linear burst order (LBO) are clock (K) controlled through positive–
edge–triggered noninverting registers.
Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst
addresses can be generated internally by the MCM69F817 (burst sequence
operates in linear or interleaved mode dependent upon the state of LBO) and
controlled by the burst address advance (ADV) input pin.
Write cycles are internally self–timed and are initiated by the rising edge of the
clock (K) input. This feature eliminates complex off–chip write pulse generation
and provides increased timing flexibility for incoming signals.
Synchronous byte write (SBx), synchronous global write (SGW), and synchro-
nous write enable (SW) are provided to allow writes to either individual bytes or
to all bytes. The two bytes are designated as “a” and “b”. SBa controls DQa and
SBb controls DQb. Individual bytes are written if the selected byte writes SBx are
asserted with SW. All bytes are written if either SGW is asserted or if all SBx and
SW are asserted.
For read cycles, a flow–through SRAM allows output data to simply flow freely
from the memory array.
The MCM69F817 operates from a 3.3 V core power supply and all outputs
operate on a 3.3 V or 2.5 V power supply. All inputs and outputs are JEDEC stan-
dard JESD8–5 compatible.
MCM69F817 Speed Options
Speed
tKHKH
Flow–Through
tKHQV
Setup
Hold
IDD
150 MHz
6.7 ns
6 ns
0.5 ns
1 ns
375 mA
133 MHz
7.5 ns
6.5 ns
0.5 ns
1 ns
350 mA
117 MHz
8.5 ns
7 ns
0.5 ns
1 ns
325 mA
3.3 V + 10%, – 5% Core Power Supply, Operates with a 3.3 V or 2.5 V I/O
Supply
ADSP, ADSC, and ADV Burst Control Pins
Selectable Burst Sequencing Order (Linear/Interleaved)
Single–Cycle Deselect Timing
Internally Self–Timed Write Cycle
Byte Write and Global Write Control
PB1 Version 2.0 Compatible
JEDEC Standard 119–Pin PBGA Package
BurstRAM is a trademark of Motorola, Inc.
The PowerPC name is a trademark of IBM Corp., used under license therefrom.
This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.
Order this document
by MCM69F817/D
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MCM69F817
ZP PACKAGE
PBGA
CASE 999–01
REV 1
6/26/97
Motorola, Inc. 1997
相關PDF資料
PDF描述
MC56F8123VFB 16-bit Hybrid Controllers
MC7824CD2T 6 Analog Outputs; For Use With:Eurotherm 6000 Series Graphical Paperless Recorders
MC68HC05D9 8-bit microcomputer with PWM outputs and LED drive
MCM69F819TQ7.5 256K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F819TQ7.5R 256K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
相關代理商/技術參數
參數描述
MCM69L735ZP6.5 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6.5R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP7 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP7R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
主站蜘蛛池模板: 永济市| 思南县| 永城市| 太仆寺旗| 桃园市| 安丘市| 郴州市| 阆中市| 体育| 安龙县| 亚东县| 英德市| 博白县| 齐河县| 临夏县| 绵竹市| 鄂托克前旗| 南投市| 新河县| 灵川县| 元朗区| 保康县| 治多县| 正定县| 云霄县| 黎川县| 中江县| 汨罗市| 永宁县| 精河县| 宜兰县| 靖远县| 旬邑县| 江达县| 儋州市| 安陆市| 灵丘县| 泸州市| 逊克县| 广平县| 什邡市|