- 您現在的位置：買賣IC網 > PDF目錄371093 > MCM69L736A (Motorola, Inc.) 4M Late Write HSTL PDF資料下載
參數資料
| 型號： | MCM69L736A |
| 廠商： | Motorola, Inc. |
| 英文描述： | 4M Late Write HSTL |
| 中文描述： | 4分后寫入HSTL |
| 文件頁數： | 17/20頁 |
| 文件大小： | 225K |
| 代理商： | MCM69L736A |
MCM69L736A
MCM69L818A
17
MOTOROLA FAST SRAM
TAP CONTROLLER INSTRUCTION SET
OVERVIEW
There are two classes of instructions defined in IEEE Stan-
dard 1149.1–1990, the standard (public) instructions and de-
vice specific (private) instructions. Some public instructions
are mandatory for IEEE 1149.1 compliance. Optional public
instructions must be implemented in prescribed ways.
Although the TAP controller in this device follows the IEEE
1149.1 conventions, it is not IEEE 1194.1 compliant because
some of the mandatory instructions are not fully imple-
mented. The TAP on this device may be used to monitor all
input and I/O pads, but cannot be used to load address, data,
or control signals into the RAM or to preload the I/O buffers.
In other words, the device will not perform IEEE 1149.1
EXTEST, INTEST, or the preload portion of the SAMPLE/
PRELOAD command.
When the TAP controller is placed in capture–IR state, the
two least significant bits of the instruction register are loaded
with 01. When the controller is moved to the shift–IR state,
the instruction register is placed between TDI and TDO. In
this state, the desired instruction is serially loaded through
the TDI input (while the previous contents are shifted out at
TDO). For all instructions, the TAP executes newly loaded
instructions only when the controller is moved to update–IR
state. The TAP instruction sets for this device are listed in the
following tables.
STANDARD (PUBLIC) INSTRUCTIONS
BYPASS
The BYPASS instruction is loaded in the instruction regis-
ter when the bypass register is placed between TDI and
TDO. This occurs when the TAP controller is moved to the
shift–DR state. This allows the board level scan path to be
shortened to facilitate testing of other devices in the scan
path.
SAMPLE/PRELOAD
SAMPLE/PRELOAD is an IEEE 1149.1 mandatory public
instruction. When the SAMPLE/PRELOAD instruction is
loaded in the instruction register, moving the TAP controller
into the capture–DR state loads the data in the RAM’s input
and I/O buffers into the boundary scan register. Because the
RAM clock(s) are independent from the TAP clock (TCK) it is
possible for the TAP to attempt to capture the I/O ring con-
tents while the input buffers are in transition (i.e., in a metast-
able state). Although allowing the TAP to sample metastable
inputs will not harm the device, repeatable results cannot be
expected. RAM input signals must be stabilized for long
enough to meet the TAP’s input data capture set–up plus
hold time (tCS plus tCH). The RAM’s clock inputs need not be
paused for any other TAP operation except capturing the I/O
ring contents into the boundary scan register.
Moving the controller to shift–DR state then places the
boundary scan register between the TDI and TDO pins.
Because the PRELOAD portion of the command is not im-
plemented in this device, moving the controller to the
update–DR state with the SAMPLE/PRELOAD instruction
loaded in the instruction register has the same effect as the
pause–DR command. This functionality is not IEEE 1149.1
compliant.
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It
is to be executed whenever the instruction register, whatever
length it may be in the device, is loaded with all logic zeros.
EXTEST is not implemented in this device. Therefore, this
device is not IEEE 1149.1 compliant. Nevertheless, this RAM
TAP does respond to an all zeros instruction, as follows. With
the EXTEST (000) instruction loaded in the instruction
register, the RAM responds just as it does in response to the
SAMPLE/PRELOAD instruction described above, except the
RAM outputs are forced to High–Z any time the instruction is
loaded.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded
into the ID register when the controller is in capture–DR
mode and places the ID register between the TDI and TDO
pins in shift–DR mode. The IDCODE instruction is the default
instruction loaded in at power up and any time the controller
is placed in the test–logic–reset state.
DEVICE SPECIFIC (PUBLIC) INSTRUCTION
SAMPLE–Z
If the SAMPLE–Z instruction is loaded in the instruction
register, all RAM outputs are forced to an inactive drive state
(High–Z) and the boundary scan register is connected be-
tween TDI and TDO when the TAP controller is moved to the
shift–DR state.
DEVICE SPECIFIC (PRIVATE) INSTRUCTION
NO OP
Do not use these instructions; they are reserved for future
use.
相關PDF資料 |
PDF描述 |
|---|---|
| MCM69L738AZP8.5 | Circular Connector; Body Material:Aluminum; Series:PT07; Number of Contacts:4; Connector Shell Size:12; Connecting Termination:Solder; Circular Shell Style:Jam Nut Receptacle; Circular Contact Gender:Pin; Insert Arrangement:12-4 |
| MCM69L738AZP9.5 | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; Number of Contacts:4; Connector Shell Size:8; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| MCM69L820AZP9.5 | PT 2C 2#16 PIN RECP |
| MCM69L738AZP9.5R | Circular Connector; Body Material:Aluminum; Series:PT07; Number of Contacts:5; Connector Shell Size:10; Connecting Termination:Solder; Circular Shell Style:Jam Nut Receptacle; Circular Contact Gender:Socket; Insert Arrangement:10-5 |
| MCM69L820AZP9.5R | 4M Late Write 2.5 V I/O |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MCM69L736AZP10.5 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
| MCM69L736AZP10.5R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
| MCM69L736AZP7.5 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
| MCM69L736AZP7.5R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
| MCM69L736AZP8.5 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
發布緊急采購，3分鐘左右您將得到回復。