- 您現在的位置：買賣IC網 > PDF目錄371094 > MCM69R736AZP7 (MOTOROLA INC) 4M Late Write HSTL PDF資料下載
參數資料
| 型號： | MCM69R736AZP7 |
| 廠商： | MOTOROLA INC |
| 元件分類： | DRAM |
| 英文描述： | 4M Late Write HSTL |
| 中文描述： | 128K X 36 LATE-WRITE SRAM, 3.5 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119 |
| 文件頁數： | 1/20頁 |
| 文件大小： | 224K |
| 代理商： | MCM69R736AZP7 |
MCM69R736A
MCM69R818A
1
Motorola, Inc. 1997
Advance Information
4M Late Write HSTL
The MCM69R736A/818A is a 4 megabit synchronous late write fast static RAM
designed to provide high performance in secondary cache and ATM switch,
Telecom, and other high speed memory applications. The MCM69R818A
organized as 256K words by 18 bits, and the MCM69R736A organized as 128K
words by 36 bits wide are fabricated in Motorola’s high performance silicon gate
BiCMOS technology.
The differential CK clock inputs control the timing of read/write operations of
the RAM. At the rising edge of the CK clock all addresses, write enables, and
synchronous selects are registered. An internal buffer and special logic enable
the memory to accept write data on the rising edge of the CK clock a cycle after
address and control signals. Read data is driven on the rising edge of the CK
clock also.
The RAM uses HSTL inputs and outputs. The adjustable input trip – point (Vref)
and output voltage (VDDQ) gives the system designer greater flexibility in
optimizing system performance.
The synchronous write and byte enables allow writing to individual bytes or the
entire word.
The impedance of the output buffers is programmable allowing the outputs to
match the impedance of the circuit traces which reduces signal reflections.
Byte Write Control
Single 3.3 V +10%, – 5% Operation
HSTL – I/O (JEDEC Standard JESD8–6 Class I Compatible)
HSTL – User Selectable Input Trip–Point
HSTL – Compatible Programmable Impedance Output Drivers
Register to Register Synchronous Operation
Asynchronous Output Enable
Boundary Scan (JTAG) IEEE 1149.1 Compatible
Differential Clock Inputs
Optional x 18 or x 36 organization
MCM69R736A/818A–5 = 5 ns
MCM69R736A/818A–6 = 6 ns
MCM69R736A/818A–7 = 7 ns
MCM69R736A/818A–8 = 8 ns
Sleep Mode Operation (ZZ Pin)
119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array
(PBGA) Package
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 1
8/20/97
Order this document
by MCM69R736A/D
SEMICONDUCTOR TECHNICAL DATA
MCM69R736A
MCM69R818A
ZP PACKAGE
PBGA
CASE 999–01
相關PDF資料 |
PDF描述 |
|---|---|
| MCM69R736AZP8 | 4M Late Write HSTL |
| MCM69R736AZP8R | 4M Late Write HSTL |
| MCM69R818AZP7 | 4M Late Write HSTL |
| MCM69R818AZP8 | 4M Late Write HSTL |
| MCM69R818AZP8R | 4M Late Write HSTL |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MCM69R736AZP7R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
| MCM69R736AZP8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
| MCM69R736AZP8R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write HSTL |
| MCM69R736C | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write HSTL |
| MCM69R736CZP4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write HSTL |
發布緊急采購，3分鐘左右您將得到回復。