- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371095 > MCM69R820AZP6R (MOTOROLA INC) 4M Late Write 2.5 V I/O PDF資料下載
參數(shù)資料
| 型號： | MCM69R820AZP6R |
| 廠商： | MOTOROLA INC |
| 元件分類： | SRAM |
| 英文描述： | 4M Late Write 2.5 V I/O |
| 中文描述： | 256K X 18 LATE-WRITE SRAM, 3 ns, PBGA119 |
| 封裝： | 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119 |
| 文件頁數(shù)： | 1/20頁 |
| 文件大小： | 213K |
| 代理商： | MCM69R820AZP6R |
MCM69R738A
MCM69R820A
1
Motorola, Inc. 1997
Advance Information
4M Late Write 2.5 V I/O
The MCM69R738A/820A is a 4 megabit synchronous late write fast static RAM
designed to provide high performance in secondary cache and ATM switch,
Telecom, and other high speed memory applications. The MCM69R820A
organized as 256K words by 18 bits, and the MCM69R738A organized as 128K
words by 36 bits wide are fabricated in Motorola’s high performance silicon gate
BiCMOS technology.
The differential CK clock inputs control the timing of read/write operations of
the RAM. At the rising edge of the CK clock all addresses, write enables, and
synchronous selects are registered. An internal buffer and special logic enable
the memory to accept write data on the rising edge of the CK clock a cycle after
address and control signals. Read data is driven on the rising edge of the CK
clock also.
The RAM uses 2.5 V inputs and outputs.
The synchronous write and byte enables allow writing to individual bytes or the
entire word.
Byte Write Control
Single 3.3 V +10%, – 5% Operation
2.5 V I/O (VDDQ)
Register to Register Synchronous Operation
Asynchronous Output Enable
Boundary Scan (JTAG) IEEE 1149.1 Compatible
Differential Clock Inputs
Optional x 18 or x 36 organization
MCM69R738A/820A–5 = 5 ns
MCM69R738A/820A–6 = 6 ns
MCM69R738A/820A–7 = 7 ns
MCM69R738A/820A–8 = 8 ns
Sleep Mode Operation (ZZ Pin)
119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array
(PBGA) Package
This document contains information on a new product. Specifications and information herein are subject to change without notice.
REV 1
8/13/97
Order this document
by MCM69R738A/D
SEMICONDUCTOR TECHNICAL DATA
MCM69R738A
MCM69R820A
ZP PACKAGE
PBGA
CASE 999–01
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCM69R820AZP7 | CANDEME9SB |
| MCM69R820AZP8 | 4M Late Write 2.5 V I/O |
| MCM69R820AZP8R | 4M Late Write 2.5 V I/O |
| MCM69R820C | 4M-bit Synchronous Late Write Fast SRAM(4M位同步遲寫、快速靜態(tài)RAM) |
| MCM69R738C | 4M-bit Synchronous Late Write Fast SRAM(4M位同步遲寫、快速靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCM69R820AZP7 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R820AZP7R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R820AZP8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R820AZP8R | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:4M Late Write 2.5 V I/O |
| MCM69R820C | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:4M Late Write 2.5 V I/O |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。