欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: MK2069-02GI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 160 MHz, OTHER CLOCK GENERATOR, PDSO56
封裝: 6.10 MM, 0.50 MM PITCH, TSSOP-56
文件頁數(shù): 1/21頁
文件大小: 210K
代理商: MK2069-02GI
DATASHEET
VCXO-BASED CLOCK JITTER ATTENUATOR AND TRANSLATOR
MK2069-02
IDT VCXO-BASED CLOCK JITTER ATTENUATOR AND TRANSLATOR
1
MK2069-02
REV G 050203
Description
The MK2069-02 is a VCXO (Voltage Controlled Crystal
Oscillator) based clock generator that offers system
synchronization, jitter attenuation and frequency
translation. It can accept an input clock over a wide range of
frequencies and produces a de-jittered, low phase noise
clock output. The device is optimized for user configuration
by providing access to all major PLL divider functions. No
power-up programming is needed as configuration is pin
selected. External VCXO loop filter components provide an
additional level of performance tailoring.
The MK2069-02 features an adjustable phase detector
frequency, independent of the PLL frequency multiplication
factor, providing digital control over jitter attenuation
characteristics. This is accomplished by two internal,
programmable parallel dividers just prior to the phase
detector. One divider is applied to the reference input clock,
the other is applied to the PLL feedback clock. Adjustment
of the phase detector frequency influences PLL loop
bandwidth, damping factor, input clock jitter frequency
aliasing and input jitter tolerance.
Features
Phase detector frequency is selectable over a wide range
with integer resolution. This allows control over various
PLL parameters such as loop bandwidth and jitter
attenuation characteristics.
Input clock frequency of <2kHz to 27MHz
Output clock frequency of 500kHz to 160MHz
PLL lock status output
VCXO-based clock generation offers very low jitter and
phase noise generation, even with low frequency or jittery
input clock.
PLL Clear function (CLR input) allows the VCXO to
free-run, offering a short term holdover function.
2nd PLL provides frequency translation of VCXO PLL to
higher or alternate output frequencies.
Device will free-run in the absence of an input clock (or
stopped input clock) based on the VCXO frequency
pulled to minimum frequency limit.
Low power CMOS technology
56 pin TSSOP package
Single 3.3V power supply
Block Diagram
C h arge
Pum p
VC XO
P u lla b le
xta l
VCL K
X2
X1
ISET
4
VDD
4
LF
FV D iv ide r
1 -40 96
PV D iv id e r
2 to 40 97
SV
Div id e r
1 ,2,4,6 ,8,
10 ,1 2 ,16
PV 1 1 :0
Pha se
Dete cto r
VC X O
PL L
FT D iv ide r
1-8
VC O
T ra n slato r
PL L
SV 2 :0
3
FV 11:0
FT 2 :0
3
TC L K
OE V
OE T
IC L K
LD
OE L
GN D
RC L K
OE R
L o ck D e te cto r
12
LD C
LD R
PV D iv id e r
2 to 40 97
12
CL R
ST
Div id e r
2, 1 6
ST
LF R
相關(guān)PDF資料
PDF描述
MK20DX256ZVMC10R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121
MK20DN512ZVMC10 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PBGA121
MK20N512VML100 RISC MICROCONTROLLER, PBGA104
MK20N512VML100R RISC MICROCONTROLLER, PBGA104
MK20X256VLK100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK2069-03 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-Based Clock Translator with High Multiplication
MK2069-03GI 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL,晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件
MK2069-03GITR 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 VCXO-BASED CLOCK TRANSLATOR RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MK2069-04 制造商:ICS 制造商全稱:ICS 功能描述:VCXO-Based Universal Clock Translator
MK2069-04GI 功能描述:IC VCXO CLK TRANSLATOR 56-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
主站蜘蛛池模板: 津南区| 桃园市| 龙海市| 宝坻区| 德清县| 赣州市| 盖州市| 杭州市| 句容市| 沧源| 滨州市| 龙南县| 尼玛县| 莱州市| 西乌珠穆沁旗| 全南县| 宜良县| 桦甸市| 门头沟区| 治多县| 合作市| 江孜县| 西青区| 浦东新区| 黔西县| 临潭县| 达州市| 德令哈市| 鄯善县| 织金县| 内乡县| 拜泉县| 卢湾区| 陵川县| 高雄县| 德保县| 海城市| 白玉县| 锡林郭勒盟| 万年县| 疏勒县|