- 您現在的位置：買賣IC網 > PDF目錄26831 > MK74ZD133F (INTEGRATED DEVICE TECHNOLOGY INC) ZD SERIES, PLL BASED CLOCK DRIVER, 32 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO56 PDF資料下載
參數資料
| 型號： | MK74ZD133F |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | ZD SERIES, PLL BASED CLOCK DRIVER, 32 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO56 |
| 封裝： | 0.300 INCH, SSOP-56 |
| 文件頁數： | 1/8頁 |
| 文件大小： | 116K |
| 代理商： | MK74ZD133F |
MK74ZD133
PLL and 32-Output Clock Driver
PRELIMINARY
PRELIMINARY INFORMATION
INFORMATION
MDS 74ZD133 C
1
Revision 010899
Printed 11/17/00
Integrated Circuit Systems, Inc.525 Race StreetSan JoseCA95126(408)295-9800telwww.icst.com
56 pin SSOP or 64 pin LQFP package
On-chip PLL generates output clocks up to
80 MHz (SSOP) or 133.33 MHz (LQFP)
Zero delay plus multiplier function
32 low-skew outputs can eliminate chip-to-chip
skew concerns in systems with less than 33 clocks
Output to output skew of 200 ps (with stagger)
Device to device skew of 700ps
Staggered, fixed skew helps reduce EMI
Tri-state (Output Enable) pin
Output blocks can be independently powered off
250 ps typical fixed delay between input and
output in “Multiplier” mode
Ideal for Fast Ethernet and Gigabit Ethernet
designs
Good for video servers
3.3V±5% supply voltage
The MK74ZD133 is a monolithic CMOS high
speed clock driver that includes an on-chip PLL
(Phase Locked Loop). Ideal for communications
and other systems that require a large number of
high-speed clocks, the unique combination of PLL
and 32 outputs can eliminate oscillators and
multiple low skew buffers. With 32 outputs
included in one device, there is also no need to
worry about chip-to-chip skew. The zero delay
modes cause the input clock rising edge to be
synchronized with all of the outputs’ rising edges.
The MK74ZD133 has a large selection of built-in
multipliers, making it possible to run from a clock
input as low as 10 MHz and generate high
frequency outputs up to 80 MHz in the SSOP. For
speeds up to 133.33 MHz, use the LQFP package.
Block Diagram
Description
Features
Input
Buffer
Clock
Synthesis
Circuitry
Output
Buffer
Output
Buffer
Output 2
Output 1
Output
Buffer
5
S4:0
Clock input
Output 32
OE (all outputs)
VDD
GND
FBIN
Output
Buffer
Output 3
Optional External Connection to Output 3 (for Zero Delay Mode)
相關PDF資料 |
PDF描述 |
|---|---|
| MK74ZD133YLFT | ZD SERIES, PLL BASED CLOCK DRIVER, 32 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| MK9173-01CS08 | 9173 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| MK9173-15CS08 | 9173 SERIES, PLL BASED CLOCK DRIVER, 2 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| ML6510CQ-130 | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 |
| ML6510CQ-80 | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MK74ZD133FT | 制造商:ICS 制造商全稱:ICS 功能描述:PLL and 32-Output Clock Driver |
| MK74ZD133Y | 制造商:ICS 制造商全稱:ICS 功能描述:PLL and 32-Output Clock Driver |
| MK74ZD133YT | 制造商:ICS 制造商全稱:ICS 功能描述:PLL and 32-Output Clock Driver |
| MK75 | 制造商:Traco Power 功能描述:MOUNTING KIT TIS75 |
| MK7500F | 制造商:Ohmite Mfg Co 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。