- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382334 > MM54C195N (NATIONAL SEMICONDUCTOR CORP) 4-Bit Registers PDF資料下載
參數(shù)資料
| 型號(hào)： | MM54C195N |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 通用總線功能 |
| 英文描述： | 4-Bit Registers |
| 中文描述： | CMOS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 |
| 封裝： | PLASTIC, DIP-16 |
| 文件頁(yè)數(shù)： | 1/6頁(yè) |
| 文件大?。?/td> | 127K |
| 代理商： | MM54C195N |
TL/F/5902
M
February 1988
MM54C195/MM74C195 4-Bit Registers
General Description
The MM54C195/MM74C195 CMOS 4-bit registers feature
parallel inputs, parallel outputs, J-K serial inputs, shift/load
control input and a direct overriding clear. The following two
modes of operation are possible:
Parallel Load
Shift in direction Q
A
towards Q
D
Parallel loading is accomplished by applying the four bits of
data and taking the shift/load control of input low. The data
is loaded into the associated flip-flops and appears at the
outputs after the positive transition of the clock input. During
parallel loading, serial data flow is inhibited.
Serial shifting is accomplished synchronously when the
shift/load control input is high. Serial data for this mode is
entered at the J-K inputs. These inputs allow the first stage
to perform as a J-K, D, or T-type flip flop as shown in the
truth table.
Features
Y
Medium speed operation
8.5 MHz (typ.) with 10V
supply and 50 pF load
0.45 V
CC
(typ.)
100 nW (typ.)
Drive 2 LPTTL loads
Y
High noise immunity
Y
Low power
Y
Tenth power TTL compatible
Y
Supply voltage range
3V to 15V
Y
Synchronous parallel load
Y
Parallel inputs and outputs from each flip-flop
Y
Direct overriding clear
Y
J and K inputs to first stage
Y
Complementary outputs from last stage
Y
Positive-edge triggered clocking
Y
Diode clamped inputs to protect against static charge
Applications
Y
Automotive
Y
Data terminals
Y
Instrumentation
Y
Medical electronics
Y
Alarm systems
Y
Remote metering
Y
Industrial electronics
Y
Computers
Schematic and Connection Diagrams
Pin 8 to GND
Pin 16 to V
CC
TL/F/5902–1
Dual-In-Line Package
TL/F/5902–2
Top View
Order Number MM54C195 or MM74C195
C
1995 National Semiconductor Corporation
RRD-B30M105/Printed in U. S. A.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM74C42 | BCD-to-Decimal Decoder(BCD碼到十進(jìn)制的解碼器) |
| MM74C42J | BCD-to-Decimal Decoder |
| MM74C42N | BCD-to-Decimal Decoder |
| MM54C42 | BCD-to-Decimal Decoder |
| MM54C42J | BCD-to-Decimal Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM54C20 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter, Triple 3-Input NAND Gate, Dual 4-Input NAND Gate |
| MM54C200 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:256-Bit TRI-STATE Random Access Read/Write Memory |
| MM54C200D/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| MM54C200J | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:256-Bit TRI-STATE Random Access Read/Write Memory |
| MM54C200N | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:256-Bit TRI-STATE Random Access Read/Write Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。