- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382332 > MM54HC107 (National Semiconductor Corporation) MM54HC107/MM74HC107 Dual J-K Flip-Flops with Clear PDF資料下載
參數(shù)資料
| 型號： | MM54HC107 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | MM54HC107/MM74HC107 Dual J-K Flip-Flops with Clear |
| 中文描述： | MM54HC107/MM74HC107雙JK觸發(fā)器與Clear正反器 |
| 文件頁數(shù)： | 3/6頁 |
| 文件大小： | 128K |
| 代理商： | MM54HC107 |
AC Electrical Characteristics
V
CC
e
5V, T
A
e
25
§
C, C
L
e
15 pF, t
r
e
t
f
e
6 ns
Symbol
Parameter
Conditions
Typ
Guaranteed
Limit
Units
f
MAX
Maximum Operating
Frequency
50
30
MHz
t
PHL
, t
PLH
Maximum Propagation
Delay Clock to Q or Q
16
21
ns
t
PHL
, t
PLH
Maximum Propagation
Delay Clear to Q or Q
21
26
ns
t
REM
Minimum Removal Time,
Clear to Clock
10
20
ns
t
s
Minimum Setup Time,
J or K to Clock
14
20
ns
t
H
Minimum Hold Time
J or K from Clock
b
3
0
ns
t
W
Minimum Pulse Width,
Clock or Clear
10
16
ns
AC Electrical Characteristics
C
L
e
50 pF, t
r
e
t
f
e
6 ns (unless otherwise specified)
T
A
e
25
§
C
74HC
54HC
Symbol
Parameter
Conditions
V
CC
T
A
eb
40 to 85
§
C
T
A
eb
55 to 125
§
C
Units
Typ
Guaranteed Limits
f
MAX
Maximum Operating
Frequency
2.0V
4.5V
6.0V
9
5
4
3
MHz
MHz
MHz
45
53
27
31
21
24
18
20
t
PHL
, t
PLH
Maximum Propagation
Delay Clock to Q or Q
2.0V
4.5V
6.0V
70
18
16
126
25
21
160
32
27
185
37
32
ns
ns
ns
t
PHL
, t
PLH
Maximum Propagation
Delay Clear to Q or Q
2.0V
4.5V
6.0V
126
25
21
155
31
26
194
39
32
250
47
40
ns
ns
ns
t
REM
Minimum Removal Time
Clear to Clock
2.0V
4.5V
6.0V
55
11
9
100
20
17
125
25
21
150
30
25
ns
ns
ns
t
s
Minimum Setup Time
J or K to Clock
2.0V
4.5V
6.0V
77
15
13
100
20
17
125
25
21
150
30
25
ns
ns
ns
t
H
Minimum Hold Time
J or K to Clock
2.0V
4.5V
6.0V
b
3
b
3
b
3
0
0
0
0
0
0
0
0
0
ns
ns
ns
t
W
Minimum Pulse Width
Clear or Clock
2.0V
4.5V
6.0V
55
11
10
80
16
14
100
20
18
120
24
21
ns
ns
ns
t
TLH
, t
THL
Maximum Output Rise
and Fall Time
2.0V
4.5V
6.0V
30
8
7
75
15
13
95
19
16
110
22
19
ns
ns
ns
t
r
, t
f
Maximum Input Rise and
Fall Time
2.0V
4.5V
6.0V
1000
500
400
1000
500
400
1000
500
400
ns
ns
ns
C
PD
Power Dissipation
Capacitance (Note 5)
(per flip-flop)
80
pF
C
IN
Maximum Input
Capacitance
5
10
10
10
pF
Note 5:
C
PD
determines the no load dynamic power consumption, P
D
e
C
PD
V
CC2
f
a
I
CC
V
CC
, and the no load dynamic current consumption, I
S
e
C
PD
V
CC
f
a
I
CC
.
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM54HC112 | SENSOR COMP LOAD CELL 100LBF |
| MM74HC112 | SENSOR COMP LOAD CELL 250LBF |
| MM54HC11 | Triple 3-Input AND Gate |
| MM54HC11J | Triple 3-Input AND Gate |
| MM74HC11 | LOCKNUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM54HC107J | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:MM54HC107/MM74HC107 Dual J-K Flip-Flops with Clear |
| MM54HC109E/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MM54HC109J/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MM54HC10E/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MM54HC10J | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。