- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382334 > MM58167 (National Semiconductor Corporation) Microprocessor Real Time Clock PDF資料下載
參數(shù)資料
| 型號(hào)： | MM58167 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | Microprocessor Real Time Clock |
| 中文描述： | 微處理器實(shí)時(shí)時(shí)鐘 |
| 文件頁(yè)數(shù)： | 5/10頁(yè) |
| 文件大小： | 173K |
| 代理商： | MM58167 |
Functional Description
(Continued)
logical zero.) When switching V
DD
to the standby or power
down mode, the POWER DOWN input should go to a logical
zero at least 1
m
s before V
DD
is switched. When switching
V
DD
all other inputs must remain between V
SS
b
0.3V and
V
DD
a
0.3V. When restoring V
DD
to the normal operating
mode, it is necessary to insure that all other inputs are at
valid levels before switching the POWER DOWN input back
to a logical one. These precautions are necessary to insure
that no data is lost or altered when changing to or from the
power down mode.
Counter and RAM Resets; GO Command
The counters and RAM can be reset by writing all 1’s (FF) at
address 12
H
or 13
H
respectively.
A write pulse at address 15
H
will reset the thousandths,
hundredths, tenths, units, and tens of seconds counters.
This GO command is used for precise starting of the clock.
The data on the data bus is ignored during the write. If the
seconds counter is at a value greater than 39 when the GO
is issued, the minute counter will increment; otherwise the
minute counter is unaffected. This command is not neces-
sary to start the clock, but merely a convenient way to start
precisely at a given minute.
Status Bit
The status bit is provided to inform the user that the clock is
in the process of rolling over when a counter is read. The
status bit is set if this 1 kHz clock occurs during or after any
counter read. This tells the user that the clock is rippling
through the real time counter. Because the clock is rippling,
invalid data may be read from the counter. If the status bit is
set following a counter read, the counter should be reread.
The status bit appears on D0 when address 14
H
is read. All
the other data lines will zero. The bit is set when a logical
one appears. This bit should be read every time a counter
read or after a series of counter reads are done. The trailing
edge of the read at address 14
H
will reset the status bit.
Using the Rollover Status Bit
If a single read of any clock counter is made, it should be
followed by reading the rollover status bit.
Example: Read months, then read rollover status.
If a sequential read of the clock counters is made, then the
rollover status bit should be read after the last counter is
read.
Example: Read hours, minutes, seconds, then read the roll-
over status.
Oscillator
The oscillator used is the standard Pierce parallel resonant
oscillator. Externally, 2 capacitors, a 20 M
X
resistor and the
crystal are required. The 20 M
X
resistor is connected be-
tween OSC IN and OSC OUT to bias the internal inverter in
the linear region. For micropower crystals a resistor in series
with the oscillator output may be necessary to insure the
crystal is not overdriven. This resistor should be approxi-
mately 200 k
X
. The capacitor values should be typically
20 pF–25 pF. The crystal frequency is 32,768 Hz.
The oscillator input can be externally driven, if desired. In
this case the oscillator output should be left floating and the
oscillator input levels should be within 0.3V of the supplies.
A ground line or ground plane between pins 9 and 10 may
be necessary to reduce interference of the oscillator by the
A4 address.
Control Lines
The READ, WRITE, AND CHIP SELECT signals are active
low inputs. The READY signal is an open drain output. At
the start of each read or write cycle the READY line (open
drain) will pull low and will remain low until valid data from a
chip read appears on the bus or data on the bus is latched
in during a write. READ and WRITE must be accompanied
by a CHIP SELECT (see Figures 3 and 4 for read and write
cycle timing).
During a read or write, address bits must not change while
chip select and control strobes are low.
Test Mode
The test mode is for production testing. It allows the coun-
ters to count at a higher than normal rate. In this mode the
32.768 kHz oscillator input is connected directly to the ten
thousandths of seconds counter. The chip select and write
lines must be low and the address must be held at 1F
H
.
TL/F/11070–3
FIGURE 1. Interrupt Register Format
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MM58167B | Microprocessor Real Time Clock |
| MM58167BN | Microprocessor Real Time Clock |
| MM58167BV | Microprocessor Real Time Clock |
| MM58174 | Microprocessor-Compatible Real-Time Clock |
| MM58174A | Microprocessor-Compatible Real-Time Clock |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MM58167AN | 制造商:Texas Instruments 功能描述: |
| MM58167B | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Microprocessor Real Time Clock |
| MM58167BN | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Microprocessor Real Time Clock |
| MM58167BV | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Microprocessor Real Time Clock |
| MM58174 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Microprocessor-Compatible Real-Time Clock |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。