- 您現(xiàn)在的位置：買賣IC網 > PDF目錄8206 > MM74HC573WM (Fairchild Semiconductor)IC LATCH OCT D-TYPE 3ST 20-SOICW PDF資料下載
參數(shù)資料
| 型號： | MM74HC573WM |
| 廠商： | Fairchild Semiconductor |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 0K |
| 描述： | IC LATCH OCT D-TYPE 3ST 20-SOICW |
| 標準包裝： | 36 |
| 系列： | 74HC |
| 邏輯類型： | D 型透明鎖存器 |
| 電路： | 8:8 |
| 輸出類型： | 三態(tài) |
| 電源電壓： | 2 V ~ 6 V |
| 獨立電路： | 1 |
| 延遲時間 - 傳輸： | 15ns |
| 輸出電流高，低： | 7.8mA，7.8mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應商設備封裝： | 20-SOIC |
| 包裝： | 管件 |
| 產品目錄頁面： | 1209 (CN2011-ZH PDF) |
2005 Fairchild Semiconductor Corporation
DS005212
www.fairchildsemi.com
September 1983
Revised May 2005
MM74HC573
3-ST
A
T
E
Oct
a
lD-
T
ype
L
a
tch
MM74HC573
3-STATE Octal D-Type Latch
General Description
The MM74HC573 high speed octal D-type latches utilize
advanced silicon-gate P-well CMOS technology. They pos-
sess the high noise immunity and low power consumption
of standard CMOS integrated circuits, as well as the ability
to drive 15 LS-TTL loads. Due to the large output drive
capability and the 3-STATE feature, these devices are ide-
ally suited for interfacing with bus lines in a bus organized
system.
When the LATCH ENABLE(LE) input is HIGH, the Q out-
puts will follow the D inputs. When the LATCH ENABLE
goes LOW, data at the D inputs will be retained at the out-
puts until LATCH ENABLE returns HIGH again. When a
HIGH logic level is applied to the OUTPUT CONTROL OC
input, all outputs go to a HIGH impedance state, regardless
of what signals are present at the other inputs and the state
of the storage elements.
The 74HC logic family is speed, function and pinout com-
patible with the standard 74LS logic family. All inputs are
protected from damage due to static discharge by internal
diode clamps to VCC and ground.
Features
s Typical propagation delay: 18 ns
s Wide operating voltage range: 2 to 6 volts
s Low input current: 1
PA maximum
s Low quiescent current: 80
PA maximum (74HC Series)
s Compatible with bus-oriented systems
s Output drive capability: 15 LS-TTL loads
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Top View
Truth Table
H
HIGH Level
L
LOW Level
Q0
Level of output before steady-state input conditions were established.
Z
High Impedance
X
Don't Care
Order Number
Package Number
Package Description
MM74HC573WM
M20B
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC573SJ
M20D
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC573MTC
MTC20
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC573N
N20A
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Output
Latch
Data
Output
Control
Enable
L
HHH
LH
L
LL
X
Q0
HX
X
Z
相關PDF資料 |
PDF描述 |
|---|---|
| MC74HC373ADWR2G | IC LATCH OCTAL 3ST TRANS 20SOIC |
| IDT74FCT2244ATQG | IC BUFF/DVR DUAL N-INV 20QSOP |
| MC74HC573ANG | IC TRANSP LATCH OCT 3ST 20-DIP |
| MC14099BDWG | IC LATCH 8BIT ADDRESS 16-SOIC |
| 74LCX16373MTD | IC LATCH TRANSP 16BIT 5V 48TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MM74HC573WM | 制造商:Fairchild Semiconductor Corporation 功能描述:IC 74HC CMOS SMD 74HC573 SOIC20 |
| MM74HC573WMX | 功能描述:閉鎖 3-STATE Oct D Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| MM74HC573WMX_NL | 制造商:Fairchild Semiconductor Corporation 功能描述:3-STATE OCTAL D-TYPE LATCH |
| MM74HC573WMX-CUT TAPE | 制造商:FAIRCHILD 功能描述:MM74HC Series High Speed CMOS 3-STATE Octal D-Type Latch - SOIC-20 |
| MM74HC574 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:3-STATE Octal D-Type Edge-Triggered Flip-Flop |
發(fā)布緊急采購，3分鐘左右您將得到回復。