欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): MPC2105A
廠(chǎng)商: Motorola, Inc.
英文描述: 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
中文描述: 512KB和1MB的二級(jí)緩存模塊BurstRAM為PowerPC制備/ CH旺平臺(tái)
文件頁(yè)數(shù): 1/20頁(yè)
文件大小: 245K
代理商: MPC2105A
MPC2105A
MPC2106A
MPC2105B
MPC2106B
1
Motorola, Inc. 1996
512KB and 1MB BurstRAM
Secondary Cache Modules for
PowerPC
PReP/CHRP Platforms
The MPC2105A/B and the MPC2106A/B are designed to provide burstable, high
performance L2 cache for the PowerPC 60x microprocessor family in conformance
with the PowerPC Reference Platform (PReP) and the PowerPC Common Hardware
Reference Platform (CHRP) specifications.
The MPC2105A/B and MPC2106A/B utilize synchronous BurstRAMs. The
modules are configured as 64K x 72, and 128K x 72 bits in a 178 (89 x 2) pin DIMM
format. The MPC2105A/B uses four of the 3 V 64K x 18; the MPC2106A/B uses eight
of the 3 V 64K x 18. For tag bits, a 5 V cache tag RAM configured as 16K x 12 for tag
field plus 16K x 2 for valid and dirty status bits is used.
Bursts can be initiated with the ADS signal. Subsequent burst addresses are
generated internal to the BurstRAM by the CNTEN signal.
Write cycles are internally self timed and are initiated by the rising edge of the clock
(CLKx) inputs. Eight write enables are provided for byte write control.
Presence detect pins are available for auto configuration of the cache control.
The module family pinout will support 5 V and 3.3 V components for a clear path
to lower voltage and power savings. Both power supplies must be connected.
All of these cache modules are plug and pin compatible with each other.
PowerPC–style Burst Counter on Chip
Flow–Through Data I/O
Plug and Pin Compatibility
Multiple Clock Pins for Reduced Loading
20
Series Resistors on DL and DH Pins for Noise
Reduction (MPC2105A/6A)
All Cache Data and Tag I/Os are LVTTL (3.3 V) Compatible
Three State Outputs
Byte Write Capability
Fast Module Clock Rates: Up to 66 MHz
Fast SRAM Access Times: 10 ns for Tag RAM Match
9 ns for Data RAM
Decoupling Capacitors for Each Fast Static RAM
High Quality Multi–Layer FR4 PWB With Separate Power and Ground Planes
178 Pin Card Edge Module
Burndy Connector, Part Number: ELF178KSC–3Z50
BurstRAM is a trademark of Motorola.
The PowerPC name is a trademark of IBM Corp., used under license therefrom.
Order this document
by MPC2105A/D
SEMICONDUCTOR TECHNICAL DATA
MPC2105A
MPC2106A
MPC2105B
MPC2106B
178–LEAD CARD EDGE
TOP VIEW
MPC2105A/B CASE 1132A–01
MPC2106A/B CASE 1132–01
80
25
24
1
48
47
REV 1
12/19/96
相關(guān)PDF資料
PDF描述
MPC2106CDG66 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2106BSG66 512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2107SG15 256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105PDG66 256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2104 256KB and 512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MPC2105ASG66 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105BSG66 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105C 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105CDG66 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:512KB and 1MB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
MPC2105PDG66 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:256KB/512KB BurstRAM Secondary Cache Modules for PowerPC PReP/CHRP Platforms
主站蜘蛛池模板: 乌拉特后旗| 兴义市| 青铜峡市| 化隆| 海伦市| 罗源县| 北票市| 二手房| 台南市| 湖南省| 阜宁县| 元谋县| 喜德县| 新绛县| 井研县| 开原市| 南溪县| 屏东市| 北碚区| 鸡东县| 连平县| 文山县| 陇南市| 阳原县| 胶南市| 阳江市| 平阴县| 鄂托克前旗| 河北区| 区。| 思茅市| 盐边县| 临武县| 临清市| 山西省| 元谋县| 永吉县| 潞城市| 岳阳县| 曲阳县| 蒙阴县|