- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26838 > MPC953FAR2 (MOTOROLA INC) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC953FAR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, PLASTIC, LQFP-32 |
| 文件頁數(shù)： | 1/5頁 |
| 文件大小： | 106K |
| 代理商： | MPC953FAR2 |
5
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MPC953/D
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
452
Low Voltage PLL Clock Driver
The MPC953 is a 3.3V compatible, PLL based clock driver device tar-
geted for high performance clock tree designs. With output frequencies of
up to 110MHz and output skews of 150ps the MPC953 is ideal for the
most demanding clock tree designs. The devices employ a fully differen-
tial PLL design to minimize cycle–to–cycle and phase jitter.
Fully Integrated PLL
Output Frequency up to 110MHz in PLL Mode
Outputs Disable in High Impedance
LQFP Packaging
100ps Cycle–to–Cycle Jitter
The MPC953 has a differential LVPECL reference input along with an
external feedback input. These features make the MPC953 ideal for use
as a zero delay, low skew fanout buffer. The device performance has
been tuned and optimized for zero delay performance. The MR/OE input
pin will reset the internal counters and tristate the output buffers when
driven “high”.
The MPC953 is fully 3.3V compatible and requires no external loop
filter components. All control inputs accept LVCMOS or LVTTL compat-
ible levels while the outputs provide LVCMOS levels with the ability to
drive terminated 50
transmission lines. For series terminated 50 lines,
each of the MPC953 outputs can drive two traces giving the device an
effective fanout of 1:18. The device is packaged in a 7x7mm 32–lead
LQFP package to provide the optimum combination of board density and
performance.
Figure 1. Logic Diagram
PECL_CLK
FB_CLK
Phase
Detector
LPF
VCO
200-500MHz
÷4
VCO_SEL
BYPASS
QFB
Q0:6
Q7
7
÷2
MR/OE
PLL_EN
0
1
0
1
0
1
(Int pull up)
(Int pull down)
(Int pull up)
Rev 3
MPC953
LOW VOLTAGE
PLL CLOCK DRIVER
FA SUFFIX
32–LEAD LQFP PACKAGE
CASE 873A
See Upgrade Product – MPC9653
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC953FA | 953 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC953FA | 953 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC954DTR2 | 954 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| MPC954DT | 954 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24 |
| MPC9600FAR2 | PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC958 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9600 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE 2.5 V AND 3.3 V CMOS PLL CLOCK DRIVER |
| MPC9600AE | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9600AER2 | 功能描述:時(shí)鐘緩沖器 RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| MPC9600FA | 功能描述:IC CLOCK DRVR PLL LV 1:21 48LQFP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。