- 您現在的位置：買賣IC網 > PDF目錄384756 > MT49H32M9C (Micron Technology, Inc.) 288Mb SIO REDUCED LATENCY(RLDRAM II) PDF資料下載
參數資料
| 型號： | MT49H32M9C |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
| 中文描述： | 288Mb二氧化硅約化延遲（延遲DRAM二） |
| 文件頁數： | 1/44頁 |
| 文件大小： | 1117K |
| 代理商： | MT49H32M9C |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_1.fm - Rev. F 11/04 EN
1
2004 Micron Technology, Inc. All rights reserved.
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
288Mb SIO REDUCED
LATENCY (RLDRAM II)
MT49H16M18C
MT49H32M9C
Features
288Mb
400 MHz DDR operation (800 Mb/s/pin data rate)
Organization
16 Meg x 18, 32 Meg x 9 Separate I/O
8 banks
Cyclic bank switching for maximum bandwidth
Reduced cycle time (20ns at 400 MHz)
Nonmultiplexed addresses (address multiplexing
option available)
SRAM-type interface
Read latency (RL), row cycle time, and burst
sequence length
Balanced READ and WRITE latencies in order to
optimize data bus utilization
Data mask for WRITE commands
Differential input clocks (CK, CK#)
Differential input data clocks (DKx, DKx#)
On-chip DLL generates CK edge-aligned data and
output data clock signals
Data valid signal (QVLD)
32ms refresh (8K refresh for each bank; 64k refresh
command must be issued in total each 32ms)
144-ball FBGA package
HSTL I/O (1.5V or 1.8V nominal)
25
–60
matched impedance outputs
2.5V V
EXT
, 1.8V V
DD
, 1.5V or 1.8V V
DD
Q I/O
On-die termination (ODT) R
TT
NOTE:
1. Contact Micron for availability of lead-free
products.
Options
Clock Cycle Timing
2.5ns (400 MHz)
3.3ns (300 MHz)
5ns (200 MHz)
Configuration
16 Meg x 18
32 Meg x 9
Package
144-ball FBGA
(11mm x 18.5mm)
Marking
-25
-33
-5
MT49H16M18CFM
MT49H32M9CFM
FM
BM (lead-free)
1
Table 1:
Valid Part Numbers
PART NUMBER
DESCRIPTION
MT49H16M18CFM-xx
MT49H32M9CFM-xx
16 Meg x 18 RLDRAM II
32 Meg x 9 RLDRAM II
Figure 1: 144-Ball FBGA
相關PDF資料 |
PDF描述 |
|---|---|
| MT49H32M9CFM-xx | 288Mb SIO REDUCED LATENCY(RLDRAM II) |
| MT4C1004J | 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態RAM) |
| MT4C4001STG-6 | standard or self refresh |
| MT4C4001STG-7 | standard or self refresh |
| MT4C4001STG-8 | standard or self refresh |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT49H32M9CFM-25 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays |
| MT49H32M9CFM-33 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays |
| MT49H32M9CFM-5 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Tape and Reel |
| MT49H32M9CFM-XX | 制造商:MICRON 制造商全稱:Micron Technology 功能描述:288Mb SIO REDUCED LATENCY(RLDRAM II) |
| MT49H32M9CHU-25 | 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays |
發布緊急采購，3分鐘左右您將得到回復。