- 您現在的位置：買賣IC網 > PDF目錄384757 > MT55L128L32P1 (Micron Technology, Inc.) 3.3V I/O，128K x 32，Flow-Through ZBT SRAM(3.3V輸入/輸出,4Mb流通式同步靜態存儲器) PDF資料下載
參數資料
| 型號： | MT55L128L32P1 |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 3.3V I/O，128K x 32，Flow-Through ZBT SRAM(3.3V輸入/輸出,4Mb流通式同步靜態存儲器) |
| 中文描述： | 3.3V的I / O的128K的× 32，流量通過ZBT SRAM的電壓（3.3V輸入/輸出，4Mb的流通式同步靜態存儲器） |
| 文件頁數： | 1/25頁 |
| 文件大小： | 434K |
| 代理商： | MT55L128L32P1 |
1
4Mb: 256K x 18, 128K x 32/36 Pipelined ZBT SRAM
MT55L256L18P1_2.p65 – Rev. 8/00
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2000, Micron Technology, Inc.
PRELIMINARY
4Mb: 256K x 18, 128K x 32/36
PIPELINED ZBT SRAM
4Mb
ZBT
SRAM
FEATURES
High frequency and 100 percent bus utilization
Fast cycle times: 6ns, 7.5ns and 10ns
Single +3.3V ±5% power supply (V
DD
)
Separate +3.3V or +2.5V isolated output buffer
supply (V
DD
Q)
Advanced control logic for minimum control
signal interface
Individual BYTE WRITE controls may be tied
LOW
Single R/W# (read/write) control pin
CKE# pin to enable clock and suspend operations
Three chip enables for simple depth expansion
Clock-controlled and registered addresses, data
I/Os and control signals
Internally self-timed, fully coherent WRITE
Internally self-timed, registered outputs to
eliminate the need to control OE#
SNOOZE MODE for reduced-power standby
Common data inputs and data outputs
Linear or interleaved burst modes
Burst feature (optional)
Pin/function compatibility with 2Mb, 8Mb, and
16Mb ZBT SRAM family
Automatic power-down
165-pin FBGA package
100-pin TQFP package
OPTIONS
Timing (Access/Cycle/MHz)
3.5ns/6ns/166 MHz
4.2ns/7.5ns/133 MHz
5ns/10ns/100 MHz
Configurations
3.3V I/O
256K x 18
128K x 32
128K x 36
2.5V I/O
256K x 18
128K x 32
128K x 36
Package
100-pin TQFP
165-pin FBGA
Part Number Example:
MT55L256L18P1T-10
* A Part Marking Guide for the FBGA devices can be found on Micron’s
http://www.micron.com/support/index.html.
MARKING*
-6
-7.5
-10
MT55L256L18P1
MT55L128L32P1
MT55L128L36P1
MT55L256V18P1
MT55L128V32P1
MT55L128V36P1
T
F
MT55L256L18P1, MT55L256V18P1,
MT55L128L32P1, MT55L128V32P1,
MT55L128L36P1, MT55L128V36P1
3.3V V
DD
, 3.3V or 2.5V I/O
*JEDEC-standard MS-026 BHA (LQFP).
100-Pin TQFP*
165-Pin FBGA
(Preliminary Package Data)
GENERAL DESCRIPTION
The Micron
Zero Bus Turnaround
(ZBT
) SRAM
family employs high-speed, low-power CMOS designs
using an advanced CMOS process.
Micron’s 4Mb ZBT SRAMs integrate a 256K x 18,
128K x 32, or 128K x 36 SRAM core with advanced
synchronous peripheral circuitry and a 2-bit burst
counter. These SRAMs are optimized for 100 percent
bus utilization, eliminating any turnaround cycles when
transitioning from READ to WRITE, or vice versa. All
synchronous inputs pass through registers controlled
by a positive-edge-triggered single clock input (CLK).
The synchronous inputs include all addresses, all data
inputs, chip enable (CE#), two additional chip enables
for easy depth expansion (CE2, CE2#), cycle start input
相關PDF資料 |
PDF描述 |
|---|---|
| MT55L128L36P1 | 3.3V I/O，128K x 36，Flow-Through ZBT SRAM(3.3V或輸入/輸出,4Mb流通式同步靜態存儲器) |
| MT55L128V32P1 | 2.5V I/O，128K x 32，Flow-Through ZBT SRAM(2.5V輸入/輸出,4Mb流通式同步靜態存儲器) |
| MT55L128V36P1 | 2.5V I/O，128K x 36，Flow-Through ZBT SRAM(2.5V輸入/輸出,4Mb流通式同步靜態存儲器) |
| MT55L256L18P1 | 3.3V I/O，256K x 18,Flow-Through ZBT SRAM(3.3V輸入/輸出,4Mb流通式同步靜態存儲器) |
| MT55L256V18P1 | 2.5V I/O，256K x 18,Flow-Through ZBT SRAM(2.5V輸入/輸出,4Mb流通式同步靜態存儲器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MT55L128L32P1T-10 | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 128K x 32 5ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT55L128L32P1T-10 IT | 制造商:Cypress Semiconductor 功能描述: |
| MT55L128L32P1T-6 | 制造商:Cypress Semiconductor 功能描述:128KX32 SRAM PLASTIC TQFP 3.3V 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MT55L128L36F1-11A | 制造商:Micron Technology Inc 功能描述: |
| MT55L128L36F1F-10 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發布緊急采購，3分鐘左右您將得到回復。