
Semiconductor Components Industries, LLC, 2006
February, 2006 Rev. 7
1
Publication Order Number:
MUN5211T1/D
MUN5211T1 Series
Preferred Devices
Bias Resistor Transistor
NPN Silicon Surface Mount Transistor
with Monolithic Bias Resistor Network
This new series of digital transistors is designed to replace a single
device and its external resistor bias network. The BRT (Bias Resistor
Transistor) contains a single transistor with a monolithic bias network
consisting of two resistors; a series base resistor and a baseemitter
resistor. The BRT eliminates these individual components by
integrating them into a single device. The use of a BRT can reduce
both system cost and board space. The device is housed in the
SC70/SOT323 package which is designed for low power
surface mount applications.
Features
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
The SC70/SOT323 package can be soldered using wave or reflow.
The modified gullwinged leads absorb thermal stress during
soldering eliminating the possibility of damage to the die.
Available in 8 mm embossed tape and reel. Use the Device Number
to order the 7 inch/3000 unit reel.
PbFree Packages are Available
MAXIMUM RATINGS
(T
A
= 25
°
C unless otherwise noted)
Rating
Symbol
Value
Unit
CollectorBase Voltage
V
CBO
50
Vdc
CollectorEmitter Voltage
V
CEO
50
Vdc
Collector Current
I
C
100
mAdc
THERMAL CHARACTERISTICS
Characteristic
Symbol
Max
Unit
Total Device Dissipation
T
A
= 25
°
C
Derate above 25
°
C
P
D
202 (Note 1)
310 (Note 2)
1.6 (Note 1)
2.5 (Note 2)
mW
mW/
°
C
Thermal Resistance, JunctiontoAmbient
R
JA
618 (Note 1)
403 (Note 2)
°
C/W
Thermal Resistance, JunctiontoLead
R
JL
280 (Note 1)
332 (Note 2)
°
C/W
Junction and Storage Temperature
Range
T
J
, T
stg
55 to +150
°
C
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
1. FR4 @ Minimum Pad.
2. FR4 @ 1.0 x 1.0 inch Pad.
Preferred
devices are recommended choices for future use
and best overall value.
NPN SILICON
BIAS RESISTOR
TRANSISTORS
PIN 3
COLLECTOR
(OUTPUT)
PIN 2
EMITTER
(GROUND)
PIN 1
BASE
(INPUT)
R
1
R
2
DEVICE MARKING INFORMATION
See specific marking information in the device marking table
on page 2 of this data sheet.
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
ORDERING INFORMATION
SC70/SOT323
CASE 419
STYLE 3
3
2
1
MARKING DIAGRAM
8x
M
= Device Code
= Date Code*
= PbFree Package
(Note: Microdot may be in either location)
*Date Code orientation may vary depending
upon manufacturing location.
8x
M