- 您現在的位置：買賣IC網 > PDF目錄361075 > NB4N840M (ON SEMICONDUCTOR) 3.3V 2.7Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination(帶CML輸出和內部終端的3.3V，2.7Gb/s雙差分時鐘/數據2x2交點開關) PDF資料下載
參數資料
| 型號： | NB4N840M |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 3.3V 2.7Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination(帶CML輸出和內部終端的3.3V，2.7Gb/s雙差分時鐘/數據2x2交點開關) |
| 中文描述： | 3.3 2.7Gb / s雙差分時鐘/帶CML輸出和內部終端（帶白血病輸出和內部終端的3.3伏，2.7Gb /數據2 × 2交叉點開關S雙差分時鐘/數據2X2的交點開關） |
| 文件頁數： | 5/9頁 |
| 文件大小： | 166K |
| 代理商： | NB4N840M |
NB4N840M
http://onsemi.com
5
Table 5. DC CHARACTERISTICS, CLOCK INPUTS, CML OUTPUTS
V
CC
= 3.0 V to 3.6 V, T
A
=
40
°
C to +85
°
C
Symbol
Characteristic
Min
Typ
Max
Unit
I
CC
Power Supply Current (All outputs enabled)
130
170
mA
Vout
diff
CML Differential Output Swing (Note 4, Figures 5 and 12)
640
800
1000
mV
V
CMR
(Note 6)
CML Output Common Mode Voltage (Loaded 50 to V
CC
)
V
CC
200
mV
CML Single
Ended Input Voltage Range
V
CC
0.8
V
CC
+ 0.4
mV
V
ID
Differential Input Voltage (V
IHD
V
ILD
)
300
1600
mV
LVTTL CONTROL INPUT PINS
V
IH
Input HIGH Voltage (LVTTL Inputs)
2000
mV
V
IL
Input LOW Voltage (LVTTL Inputs)
800
mV
I
IH
Input HIGH Current (LVTTL Inputs)
10
10
A
I
IL
Input LOW Current (LVTTL Inputs)
10
10
A
R
TIN
CML Single
Ended Input Resistance
42.5
50
57.5
R
TOUT
Differential Output Resistance
85
100
115
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
4. CML outputs require 50 receiver termination resistors to V
CC
for proper operation (Figure 10).
5. Input and output parameters vary 1:1 with V
CC
.
6. V
CMR
min varies 1:1 with V
EE
, V
CMR
max varies 1:1 with V
CC
.
Table 6. AC CHARACTERISTICS
V
CC
= 3.0 V to 3.6 V, V
EE
= 0 V (Note 7, Figure 9)
Symbol
Characteristic
40
°
C
25
°
C
85
°
C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
V
OUTPP
Output Voltage Amplitude (@ V
INPPmin
) f
in
≤
2 GHz
(See Figure 3)
f
in
≤
3 GHz
f
in
≤
3.5 GHz
280
235
170
365
310
220
280
235
170
365
310
220
280
235
170
365
310
220
mV
f
DATA
Maximum Operating Data Rate
2.7
3.2
2.7
3.2
2.7
3.2
Gb/s
t
PLH
,
t
PHL
Propagation Delay to Output Differential
D/D to Q/Q
140
225
340
140
225
340
140
225
340
ps
t
SKEW
Duty Cycle Skew (Note 8)
Within
Device Skew (Figure 4)
Device
to
Device Skew (Note 12)
5
5
20
25
25
85
5
5
20
25
25
85
5
5
20
25
25
85
ps
t
JITTER
RMS Random Clock Jitter (Note 10) f
in
Peak
to
Peak Data Dependent Jitter f
in
= 2.5 Gb/s
(Note 11)
3.2 GHz
f
in
= 3.2 Gb/s
0.15
7
7
0.5
20
20
0.15
7
7
0.5
20
20
0.15
7
7
0.5
20
20
ps
Crosstalk
Induced RMS Jitter (Note 13)
0.5
0.5
0.5
ps
V
INPP
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 9)
150
800
150
800
150
800
mV
t
r
t
f
Output Rise/Fall Times @ 0.5 GHz
(20%
80%)
Q, Q
80
135
80
135
80
135
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
7. Measured by forcing V
INPP
(MIN) from a 50% duty cycle clock source. All loading with an external R
L
= 50 to V
CC
. Input edge rates 40 ps
(20%
80%).
8. Duty cycle skew is measured between differential outputs using the deviations of the sum of Tpw
and Tpw+ @ 0.5 GHz.
9. V
(MAX) cannot exceed 800 mV. Input voltage swing is a single
ended measurement operating in differential mode.
10.Additive RMS jitter using 50% duty cycle clock input signal.
11.Additive peak
to
peak data dependent jitter using input data pattern with PRBS 2
23
1 and K28.5, V
INPP
= 400 mV.
12.Device to device skew is measured between outputs under identical transition @ 0.5 GHz.
13.Data taken on the same device under identical condition.
相關PDF資料 |
PDF描述 |
|---|---|
| NB6L11 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11D | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11DR2 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11DT | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
| NB6L11DTR2 | 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| NB4N840M_07 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V 3.2Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination |
| NB4N840MMNEVB | 功能描述:BOARD EVAL BBG NB4N840MMN RoHS:是 類別:編程器，開發系統 >> 評估演示板和套件 系列:* 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| NB4N840MMNG | 功能描述:模擬和數字交叉點 IC ANA 2X2 CROSSPT SWCH CML RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數據速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產品:Digital Crosspoint 封裝:Tube |
| NB4N840MMNR4G | 功能描述:模擬和數字交叉點 IC ANA 2X2 CROSSPT SWCH CML RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數據速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產品:Digital Crosspoint 封裝:Tube |
| NB4N840MMNTWG | 制造商:ON Semiconductor 功能描述:DUAL DIFF 2X2 SWITCH - Tape and Reel |
發布緊急采購，3分鐘左右您將得到回復。