- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384817 > P4C1256-35DMBLF (PYRAMID SEMICONDUCTOR CORP) HIGH SPEED 32K x 8 STATIC CMOS RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | P4C1256-35DMBLF |
| 廠(chǎng)商： | PYRAMID SEMICONDUCTOR CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | HIGH SPEED 32K x 8 STATIC CMOS RAM |
| 中文描述： | 32K X 8 STANDARD SRAM, 35 ns, CDIP28 |
| 封裝： | 0.600 INCH, ROHS COMPLIANT, CERAMIC, DIP-28 |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大小： | 183K |
| 代理商： | P4C1256-35DMBLF |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
1
Document #
SRAM119
REV G
Revised J une 2007
P4C1256
HIGH SPEED 32K x 8
STATIC CMOS RAM
High Speed (Equal Access and Cycle Times)
— 12/15/20/25/35 ns (Commercial)
— 15/20/25/35/45 ns (Industrial)
— 20/25/35/45/55/70 ns (Military)
Low Power
Single 5V±10% Power Supply
Easy Memory Expansion Using
Inputs
Common Data I/O
Three-State Outputs
CE
and
OE
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
1519B
Fully TTL Compatible Inputs and Outputs
Advanced CMOS Technology
Fast t
Automatic Power Down
Packages
—28-Pin 300 mil DIP, SOJ, TSOP
—28-Pin 300 mil Ceramic DIP
—28-Pin 600 mil Ceramic DIP
—28-Pin CERPACK
—28-Pin SOP
—28-Pin LCC (350 mil x 550 mil)
—32-Pin LCC (450 mil x 550 mil)
FEATURES
DESCRIPTION
The P4C1256 is a 262,144-bit high-speed CMOS
static RAM organized as 32Kx8. The CMOS memory
requires no clocks or refreshing, and has equal access
and cycle times. Inputs are fully TTL-compatible. The
RAM operates from a single 5V±10% tolerance power
supply.
Access times as fast as 12 nanoseconds permit greatly
enhanced system operating speeds. CMOS is utilized
to reduce power consumption to a low level. The
P4C1256 is a member of a family of PACE RAM prod-
ucts offering fast access times.
DIP (P5, C5, C5-1, D5-2), SOJ (J5), SOP (S11-1, S11-3)
CERPACK (F4) SIMILAR
See end of datasheet for LCC and TSOP
pin configurations.
The P4C1256 device provides asynchronous operation
with matching access and cycle times. Memory loca-
tions are specified on address pins A
to A
. Reading
is accomplished by device selection (
CE
and output
enabling (
OE
) while write enable (
WE
) remains HIGH.
By presenting the address under these conditions, the
data in the addressed memory location is presented on
the data input/output pins. The input/output pins stay
in the HIGH Z state when either
CE
or
OE
is HIGH or
WE
is LOW.
Package options for the P4C1256 include 28-pin 300
mil DIP, SOJ and TSOP packages. For military tempera-
ture range, Ceramic DIP and LCC packages are avail-
able.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P4C1256-35DMLF | HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35FCLF | HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35FILF | HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35FMBLF | HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35FMLF | HIGH SPEED 32K x 8 STATIC CMOS RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P4C1256-35DMLF | 制造商:PYRAMID 制造商全稱(chēng):Pyramid Semiconductor Corporation 功能描述:HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35DWC | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35DWM | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35DWMB | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:HIGH SPEED 32K x 8 STATIC CMOS RAM |
| P4C1256-35FCLF | 制造商:PYRAMID 制造商全稱(chēng):Pyramid Semiconductor Corporation 功能描述:HIGH SPEED 32K x 8 STATIC CMOS RAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。