- 您現在的位置：買賣IC網 > PDF目錄382380 > PCD5003AH (NXP SEMICONDUCTORS) Enhanced Pager Decoder for POCSAG PDF資料下載
參數資料
| 型號： | PCD5003AH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 尋呼電路 |
| 英文描述： | Enhanced Pager Decoder for POCSAG |
| 中文描述： | TELECOM, PAGING DECODER, PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, SOT-358-1, LQFP-32 |
| 文件頁數： | 14/44頁 |
| 文件大小： | 233K |
| 代理商： | PCD5003AH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
1999 Jan 08
14
Philips Semiconductors
Product specification
Enhanced Pager Decoder for POCSAG
PCD5003A
7.21
Demodulator quick charge
Two modes of operation are available that determine the
periods when the DQC is set.
The operating mode is selected by EEPROM
programming of SPF byte 3, bit D5:
Mode 0 (D5 = 0)
: DQC is active (logic HIGH) during the
receiver establishment time t
RXE
in all ACCESS modes
except data receive and data fail. During switch-on,
DQC is active for 1 code-word duration.
Mode 1 (D5 = 1)
: DQC is active during sync word
detection in all ACCESS modes. During switch-on and
preamble receive modes, DQC is active continuously.
The timing of DQC is as follows: (see Fig.5).
Mode 0
: Set along with RXE output (time t
RXE
before the
first code-word is expected); cleared during the second
bit of the code-word following t
RXE
.
Mode 1
: Set during the second bit of the sync word;
cleared after the last bit of the sync word.
Note
: During switch-on, t
RXE
is not used: RXE and DQC
are switched on immediately.
Fig.5 Example of DQC timing.
handbook, full pagewidth
code-word
Data into RDI
RXE
Mode 0 DQC
Mode 1 DQC
tRXE
code-word
code-word
MGL566
7.22
Battery condition input
A logic signal from an external sense circuit signalling
battery condition can be applied to the BAT input. This
input is sampled each time the receiver is disabled
(RXE
↓
0).
When enabled via the control register (D2 = 0), the
condition of input BAT is reflected in bit D6 of the status
register. Each change of state of bit D6 causes an external
interrupt at output INT.
When using the UAA2080 pager receiver a battery-low
condition corresponds to a logic HIGH-level. With a
different sense circuit the reverse polarity can be used as
well, because every change of state is signalled to an
external controller.
After a reset the initial condition of the battery-low indicator
in the status register is zero.
相關PDF資料 |
PDF描述 |
|---|---|
| PCD5003 | Advanced POCSAG Paging Decoder |
| PCD5003H | Advanced POCSAG Paging Decoder |
| PCD5008 | FLEX Pager Decoder |
| PCD5008H | FLEX Pager Decoder |
| PCD5013 | FLEX roaming decoder II |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCD5003H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder |
| PCD5003HB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCD5003U/10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder |
| PCD5008 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:FLEX Pager Decoder |
| PCD5008H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:FLEX Pager Decoder |
發布緊急采購，3分鐘左右您將得到回復。