- 您現在的位置：買賣IC網 > PDF目錄382380 > PCD5008H (NXP SEMICONDUCTORS) FLEX Pager Decoder PDF資料下載
參數資料
| 型號： | PCD5008H |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 尋呼電路 |
| 英文描述： | FLEX Pager Decoder |
| 中文描述： | TELECOM, PAGING DECODER, PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, SOT-358-1, LQFP-32 |
| 文件頁數： | 25/64頁 |
| 文件大小： | 341K |
| 代理商： | PCD5008H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
1998 Jun 17
25
Philips Semiconductors
Product specification
FLEX
Pager Decoder
PCD5008
8.5.6.2
Receiver on setting packets (ID = 16H to 19H)
LBC:
low battery check (Table 17). If this bit is set, the
PCD5008 checks the status of the LOBAT port just before
leaving this receiver sync setting state. Value after
reset = 0.
CLS:
control line setting (Table 17). This is the value to be
output on the receiver control lines for this receiver
sync setting state. Value after reset = 0.
ST:
step time (Table 17). This sets the waiting time, before
expecting good signals at EXTS1 and EXTS0 at the end of
the warm-up sequence, after turning decoding on.
The setting is in steps of 625
μ
s. Valid values are:
625
μ
s (ST = 01H) to 79.375 ms (ST = 7FH). Value after
reset = 01H.
LBC:
low battery check (Table 18). If this bit is set, the
PCD5008 checks the status of the LOBAT port just before
leaving this receiver on state. Value after reset = 0.
CLS:
control line setting (Table 18). This is the value to be
output on the receiver control lines (S0 to S7) for this
receiver on state. Value after reset = 0.
s:
setting number, see Tables 16 and 18 for the s names
and values and location in the receiver on setting packet.
Table 16
s names and values
8.5.7
F
ORCING RECEIVER LINES
(ID = 0FH)
This packet (Table 19) enables host control over the
receiver control line (S0 to S7) settings in all modes except
reset. In reset, the receiver control lines are high
impedance.
FRS:
force receiver setting (Table 19). Setting a bit causes
the associated CLS bit in this packet to override the
internal receiver control settings on the corresponding
receiver control line. Clearing a bit returns control of the
corresponding receiver control line to the PCD5008. Value
after reset = 0.
CLS:
control line setting (Table 19). This bit setting is
applied to the corresponding receiver control line if the
associated FRS bit is set in this packet. Value after
reset = 0.
s
3
0
1
1
s
2
1
0
0
s
1
1
0
0
s
0
1
0
1
SETTING NAME
1600 sps sync
3200 sps data
1600 sps data
Table 17
3200 sps sync setting packet bit assignments
Table 18
Receiver on setting packet bit assignments
Table 19
Receiver line control packet bit assignments
BYTE
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
3
2
1
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
0
LBC
CLS
3
ST
3
CLS
7
0
CLS
6
ST
6
CLS
5
ST
5
CLS
4
ST
4
CLS
2
ST
2
CLS
1
ST
1
CLS
0
ST
0
BYTE
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
3
2
1
0
0
0
0
0
0
0
1
0
s
3
s
2
0
s
1
0
s
0
0
LBC
CLS
3
0
CLS
7
0
CLS
6
0
CLS
5
0
CLS
4
0
CLS
2
0
CLS
1
0
CLS
0
0
BYTE
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
3
2
1
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
0
FRS
7
CLS
7
FRS
6
CLS
6
FRS
5
CLS
5
FRS
4
CLS
4
FRS
3
CLS
3
FRS
2
CLS
2
FRS
1
CLS
1
FRS
0
CLS
0
相關PDF資料 |
PDF描述 |
|---|---|
| PCD5013 | FLEX roaming decoder II |
| PCD5013H | FLEX roaming decoder II |
| PCD5032 | ADPCM CODEC for digital cordless telephones |
| PCD5032H | ADPCM CODEC for digital cordless telephones |
| PCD5032T | ADPCM CODEC for digital cordless telephones |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCD5008HBD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCD5013 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:FLEX roaming decoder II |
| PCD5013H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:FLEX roaming decoder II |
| PCD5032 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:ADPCM CODEC for digital cordless telephones |
| PCD5032B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Linear CODEC |
發布緊急采購，3分鐘左右您將得到回復。