- 您現在的位置：買賣IC網 > PDF目錄382382 > PCF8576CH (NXP SEMICONDUCTORS) Universal LCD driver for low multiplex rates PDF資料下載
參數資料
| 型號： | PCF8576CH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示驅動器 |
| 英文描述： | Universal LCD driver for low multiplex rates |
| 中文描述： | LIQUID CRYSTAL DISPLAY DRIVER, PQFP64 |
| 封裝： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT314-2, LQFP-64 |
| 文件頁數： | 14/40頁 |
| 文件大小： | 243K |
| 代理商： | PCF8576CH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
1998 Feb 06
14
Philips Semiconductors
Product specification
Universal LCD driver for low multiplex
rates
PCF8576
6.5
Oscillator
6.5.1
I
NTERNAL CLOCK
The internal logic and the LCD drive signals of the
PCF8576 are timed either by the internal oscillator or from
an external clock. When the internal oscillator is used,
pin OSC should be connected to pin V
SS
. In this event, the
output from pin CLK provides the clock signal for
cascaded PCF8566s in the system.
Where resistor R
osc
to V
SS
is present, the internal oscillator
is selected. The relationship between the oscillator
frequency on pin CLK (f
clk
) and R
osc
is shown in Fig.9.
6.5.2
E
XTERNAL CLOCK
The condition for external clock is made by connecting
pin OSC to pin V
DD
; pin CLK then becomes the external
clock input.
The clock frequency (f
clk
) determines the LCD frame
frequency and the maximum rate for data reception from
the I
2
C-bus. To allow I
2
C-bus transmissions at their
maximum data rate of 100 kHz, f
clk
should be chosen to be
above 125 kHz.
A clock signal must always be supplied to the device;
removing the clock may freeze the LCD in a DC state.
Fig.9 Oscillator frequency as a function of R
osc
.
f
clk
3.4
10
7
×
R
osc
kHz
(
)
≈
10
4
MBE531
10
3
10
2
10
10
3
10
2
fclk
(kHz)
R
(k
)
osc
min
max
6.6
Timing
The timing of the PCF8576 organizes the internal data flow
of the device. This includes the transfer of display data
from the display RAM to the display segment outputs.
In cascaded applications, the synchronization signal
SYNC maintains the correct timing relationship between
the PCF8576s in the system. The timing also generates
the LCD frame frequency which it derives as an integer
multiple of the clock frequency (see Table 3). The frame
frequency is set by the MODE SET commands when
internal clock is used, or by the frequency applied to
pin CLK when external clock is used.
The ratio between the clock frequency and the LCD frame
frequency depends on the mode in which the device is
operating. In the power-saving mode the reduction ratio is
six times smaller; this allows the clock frequency to be
reduced by a factor of six. The reduced clock frequency
results in a significant reduction in power dissipation.
The lower clock frequency has the disadvantage of
increasing the response time when large amounts of
display data are transmitted on the I
2
C-bus.
When a device is unable to digest a display data byte
before the next one arrives, it holds the SCL line LOW until
the first display data byte is stored. This slows down the
transmission rate of the I
2
C-bus but no data loss occurs.
Table 3
LCD frame frequencies
6.7
Display latch
The display latch holds the display data while the
corresponding multiplex signals are generated. There is a
one-to-one relationship between the data in the display
latch, the LCD segment outputs and one column of the
display RAM.
6.8
Shift register
The shift register serves to transfer display information
from the display RAM to the display latch while previous
data is displayed.
PCF8576 MODE
FRAME
FREQUENCY
NOMINAL
FRAME
FREQUENCY
(Hz)
Normal mode
64
Power-saving mode
64
f
2880
------------
f
480
---------
相關PDF資料 |
PDF描述 |
|---|---|
| PCF8576U | Universal LCD driver for low multiplex rates |
| PCF8577C | LCD direct/duplex driver with I2C-bus interface |
| PCF8577CP | LCD direct/duplex driver with I2C-bus interface |
| PCF8591 | 8-bit A/D and D/A converter |
| PCA8591 | 8-bit A/D and D/A converter |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCF8576CH/1 | 功能描述:LCD 驅動器 160 SEGMENT LCD SEGMENT DRIVER RoHS:否 制造商:Maxim Integrated 數位數量:4.5 片段數量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| PCF8576CH/1,118 | 功能描述:LCD 驅動器 160 SEGMENT LCD SEGMENT DRIVER RoHS:否 制造商:Maxim Integrated 數位數量:4.5 片段數量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| PCF8576CH/1,157 | 功能描述:LCD 驅動器 160 SEGMENT LCD RoHS:否 制造商:Maxim Integrated 數位數量:4.5 片段數量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| PCF8576CHBD-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| PCF8576CHL/1 | 制造商:NXP Semiconductors 功能描述:LCD DRIVER 64LQFP 制造商:NXP Semiconductors 功能描述:LCD DRIVER, 64LQFP 制造商:NXP Semiconductors 功能描述:LCD DRIVER, 64LQFP; No. of Digits / Alpha:10; No. of Segments:40; Driver Case Style:LQFP; No. of Pins:64; Supply Voltage Min:2V; Supply Voltage Max:6V; Interface Type:I2C; Operating Temperature Min:-40C; Operating Temperature ;RoHS Compliant: Yes |
發布緊急采購，3分鐘左右您將得到回復。