- 您現在的位置：買賣IC網 > PDF目錄367823 > PCKEL14 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip PDF資料下載
參數資料
| 型號： | PCKEL14 |
| 英文描述： | 2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip |
| 中文描述： | 2.5 V/3.3 V PECL的/ ECL 1:5時鐘分配芯片 |
| 文件頁數： | 1/15頁 |
| 文件大小： | 393K |
| 代理商： | PCKEL14 |
PCKEL14
2.5 V/3.3 V PECL/ECL 1:5 clock distribution chip
Rev. 01 — 14 October 2002
Product data
1.
Description
The PCKEL14 is a low skew 1:5 clock distribution chip designed explicitly for low
skew clock distribution applications. The device can be driven by either a differential
or single-ended ECL, or if positive power supplies are used, PECL input signal. The
PCKEL14 is designed to operate in ECL or PECL mode for a voltage supply range of
2.375 V to
3.8 V (or 2.375 V to 3.8 V).
The PCKEL14 features a multiplexed clock input to allow for the distribution of a lower
speed scan or test clock along with the high speed system clock. When LOW (or left
open and pulled LOW by the input pull-down resistor), the SEL pin will select the
differential clock input.
The common enable (EN) is synchronous, so that the outputs will only be
enabled/disabled when they are already in the LOW state. This avoids any chance of
generating a runt clock pulse when the device is enabled/disabled, as can happen
with an asynchronous control. The internal flip-flop is clocked on the falling edge of
the input clock, therefore all associated specification limits are referenced to the
negative edge of the clock input.
The V
BB
pin (an internally generated voltage supply) is available to this device only.
For single-ended conditions, the unused differential input is connected to V
BB
as a
switching reference voltage. V
BB
may also rebias AC-coupled inputs. When used,
decouple V
BB
and V
CC
via a 0.01
μ
F capacitor and limit current sourcing or sinking to
0.1 mA. When not used, V
BB
should be left open.
2.
Features
I
50 ps output-to-output skew at 3.3 V
I
Synchronous enable/disable
I
Multiplexed clock input
I
ESD protection: > 2.5 kV HBM
I
The PCK series contains temperature compensation
I
PECL mode operating range: V
CC
= 2.375 V to 3.8 V, with V
EE
= 0 V
I
NECL mode operating range: V
CC
= 0 V, with V
EE
=
2.375 V to
3.8 V
I
Internal 75 k
pull-down resistors on all inputs, plus a 37.5 k
pull-up on CLK
I
Q output will default LOW with inputs open or at V
EE
I
Meets or exceeds JEDEC spec EIA/JESD78 IC latch-up test
I
Moisture sensitivity level 1
I
Flammability rating: UL-94 code V-0 @ 1/8”
相關PDF資料 |
PDF描述 |
|---|---|
| PCKEP14 | 2.5 V/3.3 V 1:5 differential ECL/PECL/HSTL clock driver |
| PCKV857 | 70-190 MHz differential 1:10 clock driver |
| PCL-818L | High-performance DAS card with programmable gain |
| PCL01-6 | LOW CAPACITANCE TVS ARRAY |
| PCL100 | REINIGUNG TINTE FETT OEL 100ML |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCKEL14D | 功能描述:時鐘驅動器及分配 2.5/3.3V PECL/ECL CLOCK DRIVER RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCKEL14D, 112 | 功能描述:時鐘驅動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCKEL14D, 118 | 功能描述:時鐘驅動器及分配 RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCKEL14D,112 | 功能描述:時鐘驅動器及分配 2.5/3.3V PECL/ECL CLOCK DRIVER RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| PCKEL14D,118 | 功能描述:時鐘驅動器及分配 2.5/3.3V PECL/ECL 1:5 CLK DRVR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。