- 您現在的位置：買賣IC網 > PDF目錄382384 > PCM1772RGAR LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER PDF資料下載
參數資料
| 型號： | PCM1772RGAR |
| 元件分類： | DAC |
| 英文描述： | LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER |
| 中文描述： | 低電壓和低功耗立體聲音頻數模轉換器與線路輸出AMPIIFIER |
| 文件頁數： | 5/29頁 |
| 文件大小： | 309K |
| 代理商： | PCM1772RGAR |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
SLES010D – SEPTEMBER 2001 – REVISED MAY 2004
www.ti.com
5
Terminal Functions
PCM1772PW
TERMINAL
NAME
AGND1
AGND2
AIN
BCK
I/O
DESCRIPTIONS
NO.
5
6
10
3
—
—
I
I/O
Analog ground. This is a return for VCC1.
Analog ground. This is a return for VCC2.
Monaural analog signal mixer input. The signal can be mixed with the output of L- and R-channel DACs.
Serial bit clock. Clocks the individual bits of the audio data input, DATA. In the slave interface mode, this clock is input
from external device. In master interface mode, the PCM1772 device generates the BCK output to an external device.
DATA
LRCK
2
1
I
Serial audio data input
Left and right clock. Determines which channel is being input on the audio data input, DATA. The frequency of LRCK
must be the same as the audio sampling rate. In the slave interface mode, this clock is input from an external device.
In the master interface mode, the PCM1772 device generates the LRCK output to an external device.
Mode control port serial bit clock input. Clocks the individual bits of the control data input, MD.
Mode control port serial data input. Controls the operation mode on the PCM1772 device.
Mode control port select. The control port is active when this terminal is low.
Reset input. When low, the PCM1772 device is powered down, and all mode control registers are reset to default
settings.
I/O
MC
MD
MS
PD
14
13
15
4
I
I
I
I
SCKI
VCC1
VCC2
VCOM
16
12
11
7
I
System clock input
Power supply for all analog circuits except the lineout amplifier.
Analog power supply for the lineout amplifier circuits. The voltage level must be the same as VCC1.
Decoupling capacitor connection. An external 10-
μ
F capacitor connected from this terminal to analog ground is
required for noise filtering. Voltage level of this terminal is 0.5 VCC2 nominal.
L-channel analog signal output of the lineout amplifiers
R-channel analog signal output of the lineout amplifiers
—
—
—
VOUTL
VOUTR
PCM1772RGA
TERMINAL
NAME
AGND1
AGND2
AIN
BCK
9
8
O
O
I/O
DESCRIPTIONS
NO.
4
5
10
2
—
—
I
I/O
Analog ground. This is a return for VCC1.
Analog ground. This is a return for VCC2.
Monaural analog signal mixer input. The signal can be mixed with output of L- and R-channel DACs.
Serial bit clock. Clocks the individual bits of the audio data input, DATA. In the slave interface mode, this clock is input
from an external device. In the master interface mode, the PCM1772 device generates the BCK output to an external
device.
Serial audio data input
Left and right clock. Determines which channel is being input on the audio data input, DATA. The frequency of LRCK
must be the same as the audio sampling rate. In the slave interface mode, this clock is input from an external device.
In the master interface mode, the PCM1772 device generates the LRCK output to an external device.
Mode control port serial bit clock input. Clocks the individual bits of the control data input, MD.
Mode control port serial data input. Controls the operation mode on the PCM1772 device.
Mode control port select. The control port is active when this terminal is low.
No connect
DATA
LRCK
1
20
I
I/O
MC
MD
MS
NC
14
13
15
I
I
I
8, 17,
18, 19
—
PD
3
I
Reset input. When low, the PCM1772 device is powered down, and all mode control registers are reset to default
settings.
SCKI
VCC1
VCC2
VCOM
16
12
11
6
I
System clock input
Power supply for all analog circuits except lineout amplifier.
Analog power supply for lineout amplifier circuits. The voltage level must be the same as VCC1.
Decoupling capacitor connection. An external 10-
μ
F capacitor connected from this terminal to analog ground is
required for noise filtering. Voltage level of this terminal is 0.5 VCC2 nominal.
R-channel analog signal output of lineout amplifiers.
L-channel analog signal output of lineout amplifiers.
—
—
—
VOUTR
VOUTL
7
9
O
O
相關PDF資料 |
PDF描述 |
|---|---|
| PCM1773 | LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER |
| PCM1773PW | LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER |
| PCM1773PWR | LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER |
| PCM1773RGA | LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER |
| PCM1773RGAR | LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCM1772RGARG4 | 功能描述:音頻數/模轉換器 IC Lo-Vlt & Lo-Pwr Ster DAC w/Lineout Amp RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1773 | 制造商:BB 制造商全稱:BB 功能描述:LOW VOLTAGE AND LOW POWER STEREO AUDIO DIGITAL TO ANALOG CONVERTER WITH LINEOUT AMPIIFIER |
| PCM1773PW | 功能描述:音頻數/模轉換器 IC Lo-Vlt & Lo-Pwr Ster DAC w/Lineout Amp RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1773PWG4 | 功能描述:音頻數/模轉換器 IC Lo-Vlt & Lo-Pwr Ster DAC w/Lineout Amp RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| PCM1773PWR | 功能描述:音頻數/模轉換器 IC Lo-Vlt & Lo-Pwr Ster DAC w/Lineout Amp RoHS:否 制造商:Texas Instruments 轉換器數量: 分辨率:16 bit 接口類型:I2S, UBS 轉換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。