- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382386 > PDC2 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | PDC2 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 1/25頁 |
| 文件大?。?/td> | 291K |
| 代理商： | PDC2 |
1
Features
Compatible with an Embedded ARM7TDMI
Processor
Generates Transfers to/from Serial Peripherals Such as UART, USART, SSC and SPI
Supports Up to 12 Peripherals – Parameterizable on Request
One ARM
Cycle Needed for a Transfer from Memory to Peripheral
Two ARM Cycles Needed for a Transfer from Peripheral to Memory
Fully Scan Testable up to 98% Fault Coverage
Can be Directly Connected to the Atmel Implementation of the AMBA
Bridge
Not Fully Compatible with AMBA: Retract Response not Supported
Description
The Peripheral Data Controller 2 (PDC2) transfers data between on-chip peripherals
such as the UART, USART, SSC and SPI and the on- and off-chip memories. This
transfer is achieved via the AMBA Bridge using a simple arbitration mechanism
between the AMBA System Bus (ASB) and the PDC2 to control Bridge access. This
avoids processor intervention and removes the processor interrupt handling overhead.
This significantly reduces the number of clock cycles required for a data transfer and,
as a result, improves the performance of the microcontroller and makes it more power-
efficient.
The PDC2 channels are implemented in pairs, each pair being dedicated to a particu-
lar peripheral. One PDC2 channel in the pair is dedicated to the receiving channel and
one to the transmitting channel of each UART, USART, SSC and SPI.
The user interface of a PDC2 channel is integrated in the memory space of each
peripheral. It contains a 32-bit memory pointer register and a 16-bit transfer count reg-
ister plus a 32-bit register for next memory pointer and a 16-bit register for next
transfer count. The peripheral triggers PDC2 transfers using transmit and receive sig-
nals. When the programmed data is transferred, an end of transfer interrupt is
generated by the corresponding peripheral.
32-bit
EmbeddedASIC
Core Peripheral
Peripheral Data
Controller 2
(PDC2)
Rev. 1734B–CASIC–02/02
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI1284P11 | 3.3V Parallel interface transceiver/buffer |
| PDI1394P11A | 3-port physical layer interface |
| PDI1394P11ABD | 3-port physical layer interface |
| PDI1394P25BY | 1-port 400 Mbps physical layer interface |
| PDI20AC1H0R | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDC-20-1 | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:6 to 30 dB COUPLING up to 10W 5 kHz to 2000 MHz |
| PDC-20-1W | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:6 to 30 dB COUPLING up to 10W 5 kHz to 2000 MHz |
| PDC20275 | 制造商:PROMISE 功能描述: 制造商:Promise Tech 功能描述: |
| PDC20275-E3 | 制造商:Promise Tech 功能描述: |
| PDC-20-3 | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:6 to 30 dB COUPLING up to 10W 5 kHz to 2000 MHz |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。