- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382386 > PDI1394P11A (NXP Semiconductors N.V.) 3-port physical layer interface PDF資料下載
參數(shù)資料
| 型號(hào)： | PDI1394P11A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 3-port physical layer interface |
| 中文描述： | 三端口物理層接口 |
| 文件頁數(shù)： | 18/20頁 |
| 文件大?。?/td> | 135K |
| 代理商： | PDI1394P11A |
Philips Semiconductors
Preliminary specification
PDI1394P11A
3-port physical layer interface
1999 Mar 10
18
23.0
When data is received by the phy from the serial bus, it will transfer the data to the link for further processing. The phy will assert ‘Receive’ on
the CTL lines and ‘1’ on each D pin. The phy indicates the start of the packet by placing the speed code on the data bus. The phy will then
proceed with the transmittal of the packet to the link on the D lines while still keeping the ‘Receive’ status on the CTL pins. Once the packet has
been completely transferred, the phy will assert ‘Idle’ on the CTL pins which will complete the receive operation.
RECEIVE
NOTE
: The speed is a phy-link protocol and not included in the CRC.
23.1
RECEIVE TIMING WAVEFORMS
SV00234
00
PHY
CTL [0:1]
10
10
10
00
10
10
10
00
0000
PHY
D [0:3]
1111
P
1
P
n
0000
1111
SPD
P
0
0000
NOTE:
SPD = Speed Code
P
0
P
n
= Packet Data
NOTE:
SPD = Speed Code
P
0
Pn = packet data
Figure 11.
Receive Timing Waveforms
The speed code for the receiver is as follows:
D [0:3]
DATA RATE
(Mbit/s)
00XX
100
0100
NOTE:
X transmitted as 0, ignored on receive.
200
24.0
The settings of the PC[0:2] pins appear in the pwr field of the self–ID packet. Bit 21 is transmitted first, followed by bit 22 and then bit 23.
POWER CLASS BITS IN SELF–ID PACKET
pwr[21:23]
DESCRIPTION
000
Node does not need power and does not repeat power.
001
Node is self powered, and provides a minimum of 15 W to the bus.
010
Node is self powered, and provides a minimum of 30 W to the bus.
011
Node is self powered, and provides a minimum of 45 W to the bus.
100
Node may be powered from the bus, and is using up to 1 W.
101
Node may be powered from the bus, and is using up to 1 W. An additional 2 W is needed to enable the LLC and higher layers.
110
Node may be powered from the bus, and is using up to 1 W. An additional 5 W is needed to enable the LLC and higher layers.
111
Node may be powered from the bus, and is using up to 1 W. An additional 9 W is needed to enable the LLC and higher layers.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI1394P11ABD | 3-port physical layer interface |
| PDI1394P25BY | 1-port 400 Mbps physical layer interface |
| PDI20AC1H0R | |
| PDI20AC1H0X | |
| PDI20AC1HR0 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394P11ABD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P11ABD-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver |
| PDI1394P11BD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P11BD-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver |
| PDI1394P21 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。