- 您現在的位置：買賣IC網 > PDF目錄367880 > PDU1064H-.5MC5 (Data Delay Devices, Inc.) 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) PDF資料下載
參數資料
| 型號： | PDU1064H-.5MC5 |
| 廠商： | Data Delay Devices, Inc. |
| 英文描述： | 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| 中文描述： | 6位，經過ECL接口可編程延遲線（系列PDU1064H） |
| 文件頁數： | 1/5頁 |
| 文件大小： | 45K |
| 代理商： | PDU1064H-.5MC5 |
PDU1064H
Doc #97046
12/17/97
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
6-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
(SERIES PDU1064H)
FEATURES
PACKAGES
Digitally programmable in 64 delay steps
Monotonic delay-versus-address variation
Precise and stable delays
Input & outputs fully 10KH-ECL interfaced & buffered
Fits 48-pin DIP socket
PIN DESCRIPTIONS
IN
OUT
A0-A5 Address Bits
ENB
Output Enable
VEE
-5 Volts
GND
Ground
Signal Input
Signal Output
FUNCTIONAL DESCRIPTION
The PDU1064H-series device is a 6-bit digitally programmable delay line. The delay, TD
A
, from the input
pin (IN) to the output pin (OUT) depends on the address code (A5-A0) according to the following formula:
TD
A
= TD
0
+ T
INC
* A
where A is the address code, T
INC
is the incremental delay of the device, and TD
0
is the inherent delay of
the device. The incremental delay is specified by the dash number of the device and can range from
0.5ns through 10ns, inclusively. The enable pin (ENB) is held LOW during normal operation. When this
signal is brought HIGH, OUT is forced into a LOW state. The address is not latched and must remain
asserted during normal operation.
SERIES SPECIFICATIONS
Total programmed delay tolerance:
5% or 2ns,
whichever is greater
Inherent delay (TD
0
):
12ns typical
Setup time and propagation delay:
Address to input setup (T
AIS
):
Disable to output delay (T
DISO
):
1.7ns typical
Operating temperature:
0
°
to 70
°
C
Temperature coefficient:
100PPM/
°
C (excludes TD
0
)
Supply voltage V
EE
:
-5VDC
±
5%
Power Dissipation:
925mw typical (no load)
Minimum pulse width:
20% of total delay
3.6ns
1997 Data Delay Devices
data
delay
devices,
inc.
3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
N/C
N/C
OUT
GND
ENB
N/C
N/C
N/C
GND
ENB
N/C
N/C
N/C
N/C
N/C
N/C
N/C
GND
ENB
IN
N/C
N/C
A2
A1
VEE
A0
N/C
A5
A4
VEE
A3
N/C
N/C
N/C
N/C
N/C
N/C
N/C
VEE
N/C
GND
IN
VEE
GND
ENB
A0
VEE
48
47
42
41
1
2
7
8
GND
OUT
A1
A2
GND
A3
VEE
40
34
33
9
15
16
GND
A4
A5
32
17
19
24
GND
PDU1064H-xxC5
PDU1064H-xxMC5 Mil SMD
SMD
PDU1064H-xx
PDU1064H-xxM Mil DIP
DIP
DASH NUMBER SPECIFICATIONS
Part
Number
PDU1064H-.5
PDU1064H-1
PDU1064H-2
PDU1064H-3
PDU1064H-4
PDU1064H-5
PDU1064H-6
PDU1064H-8
PDU1064H-10
Incremental Delay
Per Step (ns)
0.5
±
0.3
1.0
±
0.5
2.0
±
0.5
3.0
±
1.0
4.0
±
1.0
5.0
±
1.0
6.0
±
1.0
8.0
±
1.0
10.0
±
1.5
Total
Delay (ns)
31.5
±
2.0
63
±
3.1
126
±
6.3
189
±
9.4
252
±
12.6
315
±
15.7
378
±
18.9
504
±
25.2
630
±
31.5
NOTE: Any dash number between .5 and 10
not shown is also available.
相關PDF資料 |
PDF描述 |
|---|---|
| PDU1064H-1 | 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| PDU1064H-6M | 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| PDU1064H-6MC5 | 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| PDU1064H-8 | 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| PDU1064H-8C5 | 6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PDU-1064H-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Programmable Delay Line |
| PDU1064H-6 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| PDU1064H-6C5 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| PDU1064H-6M | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
| PDU1064H-6MC5 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:6-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU1064H) |
發布緊急采購，3分鐘左右您將得到回復。