- 您現在的位置：買賣IC網 > PDF目錄367888 > PDU54-500MC4 Delay Line PDF資料下載
參數資料
| 型號： | PDU54-500MC4 |
| 英文描述： | Delay Line |
| 中文描述： | 延遲線 |
| 文件頁數： | 1/4頁 |
| 文件大小： | 263K |
| 代理商： | PDU54-500MC4 |
PDU54
4-BIT, ECL-INTERFACED
PROGRAMMABLE DELAY LINE
(SERIES PDU54)
FEATURES
Digitally programmable in 16 delay steps
Monotonic delay-versus-address variation
Precise and stable delays
Input & outputs fully 100K-ECL interfaced & buffered
Available in 24-pin DIP (600 mil) socket or SMD
FUNCTIONAL DESCRIPTION
The PDU54-series device is a 4-bit digitally programmable delay line. The
delay, TD
A
, from the input pin (IN) to the output pin (OUT) depends on the
address code (A3-A0) according to the following formula:
TD
A
= TD
0
+ T
INC
* A
where A is the address code, T
INC
is the incremental delay of the device, and TD
0
is the inherent delay of
the device. The incremental delay is specified by the dash number of the device and can range from
100ps through 3000ps, inclusively. The address is not latched and must remain asserted during normal
operation.
SERIES SPECIFICATIONS
Total programmed delay tolerance:
5% or 40ps,
whichever is greater
Inherent delay (TD
0
):
3.3ns typical
Address to input setup (T
AIS
):
2.9ns
Operating temperature:
0
°
to 85
°
C
Temperature coefficient:
100PPM/
°
C (excludes TD
0
)
Supply voltage V
EE
:
-5VDC
±
0.7V
Power Supply Current:
-300ma typical (50
to -2V)
Minimum pulse width:
3ns or 10% of total delay,
whichever is greater
Minimum period:
8ns or 2 x pulse width, whichever
is greater
A3-A0
A
i-1
A
i
PACKAGES
data
delay
devices,
inc.
3
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
N/C
N/C
GND
N/C
N/C
N/C
N/C
N/C
GND
OUT
N/C
N/C
PDU54-xxC4
PDU54-xxMC4 Mil SMD
IN
N/C
VEE
A3
N/C
N/C
A2
A1
VEE
A0
N/C
N/C
24
23
22
21
20
19
18
17
16
15
14
13
1
2
3
4
5
6
7
8
9
10
11
12
N/C
N/C
GND
N/C
N/C
N/C
N/C
N/C
GND
OUT
N/C
N/C
IN
N/C
VEE
A3
N/C
N/C
A2
A1
VEE
A0
N/C
N/C
PDU54-xx
PDU54-xxM Military DIP
DIP
SMD
PIN DESCRIPTIONS
IN
Signal Input
OUT Signal Output
A3-A0 Address Bits
VEE -5 Volts
GND Ground
DASH NUMBER SPECIFICATIONS
Part
Number
Per Step (ps)
PDU54-100
100
±
50
PDU54-200
200
±
60
PDU54-250
250
±
60
PDU54-400
400
±
80
PDU54-500
500
±
100
PDU54-750
750
±
100
PDU54-1000
1000
±
200
PDU54-1200
1200
±
200
PDU54-1500
1500
±
200
PDU54-2000
2000
±
400
PDU54-2500
2500
±
400
PDU54-3000
3000
±
500
NOTE: Any dash number between 100 and 3000
not shown is also available.
Incremental Delay
Total Delay
Change (ns)
1.50
3.00
3.75
6.00
7.50
11.25
15.00
18.00
22.50
30.00
37.50
45.00
T
OAX
PW
IN
TD
A
PW
OUT
IN
OUT
Figure 1: Timing Diagram
T
AIS
1997 Data Delay Devices
Doc #98004
3/18/98
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
相關PDF資料 |
PDF描述 |
|---|---|
| PDU54-750 | Programmable Delay Line |
| PDU54-750C4 | Delay Line |
| PDU54-750M | Delay Line |
| PDU54-750MC4 | Delay Line |
| PDU54SERIES | 4-BIT. ECL-INTERFACED PROGRAMMABLE DELAY LINE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PDU54-750 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU54) |
| PDU54-750C4 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU54) |
| PDU54-750M | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU54) |
| PDU54-750MC4 | 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:4-BIT, ECL-INTERFACED PROGRAMMABLE DELAY LINE (SERIES PDU54) |
| PDU54SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-BIT. ECL-INTERFACED PROGRAMMABLE DELAY LINE |
發布緊急采購，3分鐘左右您將得到回復。