
1
PS8574B 10/04/04
Block Diagram
Features
Sixteen line receivers meet or exceed the requirements of the
ANSI TIA/EIA-644-1995 Standard
Designed for signaling rates up to 660 Mbps
0V to 3V common-mode input voltage range
Operates from a single 3.3V supply
Typical propagation delay time: 2.6ns
Output skew 100ps (typical)
Part-to-part skew is less than 1ns
Integrated 110-Ohm termination on PI90LVT386
Low Voltage TTL (LVTTL) levels are 5V tolerant
Open-circuit fail safe
Flow-through pin out
Packaging (Pb-free & Green available):
- 64-Pin Thin Shrink Small Output TSSOP (A)
Description
The PI90LVx386 family consists of sixteen differential line receivers
with 3-state outputs that implement Low-Voltage Differential
Signaling (LVDS). Any of the differential receivers will provide a
valid logical output state with a ±100mV differential input voltage
within the input common-mode voltage range that allows 0 to 3V of
ground potential difference between two LVDS nodes. The indepen-
dent EN pins can be used to place the outputs in either a normal logic
state (high or low logic levels) or a high-impedance state. In high-
impedance state, outputs neither load nor drive the bus lines.
The intended application of these devices, and their signaling
techniques, is for point-to-point baseband data transmission over
controlled impedance media of approximately 100-ohms with a
100-Ohm termination resistor. The PI90LVT386 integrates the termi-
nating resistors while the PI90LV386 requires external resistors.
The transmission media may be printed circuit board traces,
backplanes, or cables. The PI90LV386’s 16 receivers integrated into
the same substrate allow precise timing alignment.
These parts are characterized for operation from –40°C to 85°C.
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI90LV386/PI90LVT386
High-Speed Differential Line Receivers
1
1RIN1+
1RIN1–
1RIN2+
1RIN2–
1RIN3+
1RIN3–
1RIN4+
1RIN4–
2RIN1+
2RIN1–
2RIN2–
2RIN3+
2RIN3–
2RIN4+
2RIN4–
2RIN2–
3RIN1+
3RIN1–
3RIN2+
3RIN2–
3RIN3+
3RIN3–
3RIN4+
3RIN4–
4RIN1+
4RIN1–
4RIN2+
4RIN2–
4RIN3+
4RIN3–
4RIN4+
4RIN4–
EN3
GND
VCC
VCC
GND
1ROUT4
EN2
1ROUT1
1ROUT2
1ROUT3
VCC
VCC
2ROUT4
2ROUT1
2ROUT2
2ROUT3
3ROUT4
3ROUT1
3ROUT2
3ROUT3
4ROUT4
4ROUT1
4ROUT2
4ROUT3
GND
GND
EN1
VCC
VCC
GND
EN4
GND
16 Receivers
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
Pin Configuration
64-Pin
A