- 您現在的位置：買賣IC網 > PDF目錄21321 > PIC32MX420F032HT-40V/PT (Microchip Technology)IC MCU 32BIT 32KB FLASH 64TQFP PDF資料下載
參數資料
| 型號： | PIC32MX420F032HT-40V/PT |
| 廠商： | Microchip Technology |
| 文件頁數： | 5/214頁 |
| 文件大小： | 0K |
| 描述： | IC MCU 32BIT 32KB FLASH 64TQFP |
| 標準包裝： | 1,200 |
| 系列： | PIC® 32MX |
| 核心處理器： | MIPS32? M4K? |
| 芯體尺寸： | 32-位 |
| 速度： | 40MHz |
| 連通性： | I²C，IrDA，LIN，PMP，SPI，UART/USART，USB OTG |
| 外圍設備： | 欠壓檢測/復位，POR，PWM，WDT |
| 輸入/輸出數： | 53 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.3 V ~ 3.6 V |
| 數據轉換器： | A/D 16x10b |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 105°C |
| 封裝/外殼： | 64-TQFP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁
PIC32MX3XX/4XX
DS61143H-page 102
2011 Microchip Technology Inc.
12.1
Parallel I/O (PIO) Ports
All port pins have three registers (TRIS, LAT and
PORT) that are directly associated with their operation.
TRIS is a data direction or tri-state control register that
determines whether a digital pin is an input or an out-
put. Setting a TRISx register bit = 1 configures the cor-
responding I/O pin as an input; setting a TRISx register
bit = 0 configures the corresponding I/O pin as an out-
put. All port I/O pins are defined as inputs after a device
Reset. Certain I/O pins are shared with analog
peripherals and default to analog inputs after a device
Reset.
PORT is a register used to read the current state of the
signal applied to the port I/O pins. Writing to a PORTx
register performs a write to the port’s latch, LATx
register, latching the data to the port’s I/O pins.
LAT is a register used to write data to the port I/O pins.
The LATx latch register holds the data written to either
the LATx or PORTx registers. Reading the LATx latch
register
reads
the
last
value
written
to
the
corresponding port or latch register.
Not all port I/O pins are implemented on some devices,
therefore, the corresponding PORTx, LATx and TRISx
register bits will read as zeros.
12.1.1
CLR, SET AND INV REGISTERS
Every I/O module register has a corresponding CLR
(clear), SET (set) and INV (invert) register designed to
provide fast atomic bit manipulations. As the name of
the register implies, a value written to a SET, CLR or
INV register effectively performs the implied operation,
but only on the corresponding base register and only
bits specified as ‘1’ are modified. Bits specified as ‘0’
are not modified.
Reading SET, CLR and INV registers returns undefined
values. To see the affects of a write operation to a SET,
CLR or INV register, the base register must be read.
12.1.2
DIGITAL INPUTS
Pins are configured as digital inputs by setting the cor-
responding TRIS register bits = 1. When configured as
inputs, they are either TTL buffers or Schmitt Triggers.
Several digital pins share functionality with analog
inputs and default to the analog inputs at POR. Setting
the corresponding bit in the AD1PCFG register = 1
enables the pin as a digital pin.
The maximum input voltage allowed on the input pins
is the same as the maximum VIH specification. Refer to
specification details.
12.1.3
ANALOG INPUTS
Certain pins can be configured as analog inputs used
by the ADC and Comparator modules. Setting the cor-
responding bits in the AD1PCFG register = 0 enables
the pin as an analog input pin and must have the corre-
sponding TRIS bit set = 1 (input). If the TRIS bit is
cleared = 0 (output), the digital output level (VOH or
VOL) will be converted. Any time a port I/O pin is config-
ured as analog, its digital input is disabled and the cor-
responding PORTx register bit will read ‘0’. The
AD1PCFG Register has a default value of 0x0000;
therefore, all pins that share ANx functions are analog
(not digital) by default.
12.1.4
DIGITAL OUTPUTS
Pins are configured as digital outputs by setting the cor-
responding TRIS register bits = 0. When configured as
digital outputs, these pins are CMOS drivers or can be
configured as open drain outputs by setting the corre-
sponding bits in the ODCx Open-Drain Configuration
register.
The open-drain feature allows the generation of
outputs higher than VDD (e.g., 5V) on any desired 5V
tolerant pins by using external pull-up resistors. The
maximum open-drain voltage allowed is the same as
the maximum VIH specification.
See the “Pin Diagrams” section for the available pins
and their functionality.
12.1.5
ANALOG OUTPUTS
Certain pins can be configured as analog outputs, such
as the CVREF output voltage used by the comparator
module. Configuring the Comparator Reference mod-
ule to provide this output will present the analog output
voltage on the pin, independent of the TRIS register
setting for the corresponding pin.
12.1.6
INPUT CHANGE NOTIFICATION
The input change notification function of the I/O ports
(CNx) allows devices to generate interrupt requests in
response to change of state on selected pin.
Each CNx pin also has a weak pull-up, which acts as a
current source connected to the pin. The pull-ups are
enabled by setting corresponding bit in CNPUE register.
Note:
Using a PORTxINV register to toggle a bit
is recommended because the operation is
performed in hardware atomically, using
fewer instructions as compared to the tra-
ditional read-modify-write method shown
below:
PORTC ^= 0x0001;
Note:
Analog levels on any pin that is defined as
a digital input (including the ANx pins)
may cause the input buffer to consume
current that exceeds the device specifica-
tions.
相關PDF資料 |
PDF描述 |
|---|---|
| P51-3000-A-Z-D-4.5OVP-000-000 | SENSOR 3000PSI 1/4-18NPT .5-4.5V |
| REC3-4809DRWZ/H2/A/SMD/CTRL-R | CONV DC/DC 3W 18-72VIN +/-09VOUT |
| REC8-0515DRW/H2/A/M | CONV DC/DC 8W 05VIN +/-15VOUT |
| P51-300-S-O-P-20MA-000-000 | SENSOR 300PSIS 7/16 UNF 4-20MA |
| REC3-4805DRWZ/H2/A/SMD/CTRL-R | CONV DC/DC 3W 18-72VIN +/-05VOUT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PIC32MX430F064H-I/MR | 制造商:Microchip Technology Inc 功能描述:80MHZ, 64KB FLASH, 16 KB RAM, CTMU, I2S, DMA, USB-OTG - Rail/Tube 制造商:Microchip Technology Inc 功能描述:IC MCU 32BIT 64KB FLASH 64QFN |
| PIC32MX430F064HT-I/MR | 制造商:Microchip Technology Inc 功能描述:80MHZ, 64KB FLASH, 16 KB RAM, CTMU, I2S, DMA, USB-OTG - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC MCU 32BIT 64KB FLASH 64QFN 制造商:Microchip Technology Inc 功能描述:80MHz, 64KB Flash, 16 KB RAM, CTMU, I2S, DMA, USB-OTG, 64 QFN 9x9x0.9mm T/R |
| PIC32MX430F064HT-I/PT | 制造商:Microchip Technology Inc 功能描述:80MHZ, 64KB FLASH, 16 KB RAM, CTMU, I2S, DMA, USB-OTG - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC MCU 32BIT 64KB FLASH 64TQFP 制造商:Microchip Technology Inc 功能描述:80MHz, 64KB Flash, 16 KB RAM, CTMU, I2S, DMA, USB-OTG, 64 TQFP 10x10x1mm T/R |
| PIC32MX430F064HT-V/MR | 制造商:Microchip Technology Inc 功能描述:80MHZ, 64KB FLASH, 16 KB RAM, CTMU, I2S, DMA, USB-OTG - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC MCU 32BIT 64KB FLASH 64QFN |
| PIC32MX430F064HT-V/PT | 制造商:Microchip Technology Inc 功能描述:80MHZ, 64KB FLASH, 16 KB RAM, CTMU, I2S, DMA, USB-OTG - Tape and Reel 制造商:Microchip Technology Inc 功能描述:IC MCU 32BIT 64KB FLASH 64TQFP 制造商:Microchip Technology Inc 功能描述:80MHz, 64KB Flash, 16 KB RAM, CTMU, I2S, DMA, USB-OTG, 64 TQFP 10x10x1mm T/R |
發布緊急采購，3分鐘左右您將得到回復。