- 您現在的位置：買賣IC網 > PDF目錄370005 > PLDC20G10 (Cypress Semiconductor Corp.) CMOS Generic 24-Pin Reprogrammable Logic Device PDF資料下載
參數資料
| 型號： | PLDC20G10 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | CMOS Generic 24-Pin Reprogrammable Logic Device |
| 中文描述： | 的CMOS通用24引腳可編程邏輯器件 |
| 文件頁數： | 1/14頁 |
| 文件大小： | 393K |
| 代理商： | PLDC20G10 |
USE ULTRA37000 FOR
ALL NEW DESIGNS
CMOS Generic 24-Pin Reprogrammable
Logic Device
PLDC20G10B
PLDC20G10
Cypress Semiconductor Corporation
Document #: 38-03010 Rev. *A
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised April 20, 2004
Features
Fast
— Commercial: t
PD
= 15 ns, t
CO
= 10 ns, t
S
= 12 ns
— Military: t
PD
= 20 ns, t
CO
= 15 ns, t
S
= 15 ns
Low power
— I
CC
max.: 70 mA, commercial
— I
CC
max.: 100 mA, military
Commercial and military temperature range
User-programmable output cells
— Selectable for registered or combinatorial operation
— Output polarity control
— Output enable source selectable from pin 13 or
product term
Generic architecture to replace standard logic
functions including: 20L10, 20L8, 20R8, 20R6, 20R4,
12L10, 14L8, 16L6, 18L4, 20L2, and 20V8
Eight product terms and one OE product term per output
Logic Block Diagram
I
V
SS
I
CMOS EPROM technology for reprogrammability
Highly reliable
— Uses proven EPROM technology
— Fully AC and DC tested
— Security feature prevents logic pattern duplication
—
±
10% power supply voltage and higher noise
immunity
Functional Description
Cypress PLD devices are high-speed electrically program-
mable logic devices. These devices utilize the sum-of-products
(AND-OR) structure providing users the ability to program
custom logic functions for unique requirements.
In an unprogrammed state the AND gates are connected via
EPROM cells to both the true and complement of every input.
By selectively programming the EPROM cells, AND gates may
be connected to either the true or complement or disconnected
from both true and complement inputs.
Note:
1. The CG7C323 is the PLDC20G10 packaged in the JEDEC-compatible 28-pin PLCC pinout. Pin function and pin order is identical for both PLCC pinouts. The
difference is in the location of the “no connect” or NC pins.
PinConfigurations
8
9
8
7
6
5
4
3
2
1
10
15
16
17
18
19
20
21
22
23
24
PANDARRAY
I
I
I
I
I
I
I
I
CP/I
OUTPUT
CELL
8
OUTPUT
CELL
8
OUTPUT
CELL
O
O
O
8
O
OUTPUT
CELL
8
O
OUTPUT
CELL
8
O
OUTPUT
CELL
8
O
OUTPUT
CELL
8
O
OUTPUT
CELL
V
CC
11
12
13
14
I/OE
8
OUTPUT
CELL
8
OUTPUT
CELL
I/O
9
I/O
8
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
I/O
2
I/O
1
I/O
0
5
6
7
8
9
10
11
4 3 2
282726
12131415161718
25
24
23
22
21
20
19
I
I
I
I
I
I
NC
25
24
23
22
21
20
19
5
6
7
8
9
10
11121314 1516 1718
4 3 2
2827 26
I
I
I
I
I
I
N
9
I
I
I
V
I
I
8
I
V
I
I
S
I
I
C
V
I
I
0
1
0
1
C
C
9
I
8
I
V
I
I
S
1
1
C
N
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
NC
I
N
PLDC20G10
PLDC20G10B
25
24
23
22
21
20
19
5
6
7
8
9
10
11121314 1516 1718
4 3 2
2827 26
NC
I
I
I
I
NC
I
I
C
V
I
I
0
1
C
9
I
8
I
I
I
1
V
I
NC
I
I
I/O
2
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
NC
JEDEC PLCC
Top View
STD PLCC
Top View
LCC
Top View
I/O
2
I/O
3
I/O
4
NC
I/O
5
I/O
6
I/O
7
N
I
PLDC20G10
PLDC20G10B
CG7C323–A
CG7C323B–A
NC
[1]
相關PDF資料 |
PDF描述 |
|---|---|
| PLDC20G10B | CMOS Generic 24-Pin Reprogrammable Logic Device |
| PLDC20RA10 | Reprogrammable Asynchronous CMOS Logic Device(重復編程異步CMOS邏輯器件) |
| PLF8577C | LCD direct/duplex driver with I2C-bus interface |
| PLL0930A | PHASE LOCKED LOOP |
| PLL1000A | PHASE LOCKED LOOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PLDC20G10-25HC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| PLDC20G10-25JC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CMOS Generic 24-Pin Reprogrammable Logic Device |
| PLDC20G10-25JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| PLDC20G10-25PC | 制造商:Cypress Semiconductor 功能描述:SPLD PLDC20G10 Family 400 Gates 10 Macro Cells 41.67MHz CMOS Technology 5V 24-Pin PDIP |
| PLDC20G10-25PC/PI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CMOS Generic 24-Pin Reprogrammable Logic Device |
發布緊急采購，3分鐘左右您將得到回復。