- 您現在的位置：買賣IC網 > PDF目錄368045 > PLDC20RA10-30WC UV-Erasable/OTP PLD PDF資料下載
參數資料
| 型號： | PLDC20RA10-30WC |
| 英文描述： | UV-Erasable/OTP PLD |
| 中文描述： | UV-Erasable/OTP可編程邏輯器件 |
| 文件頁數： | 1/13頁 |
| 文件大小： | 326K |
| 代理商： | PLDC20RA10-30WC |
Reprogrammable Asynchronous
CMOS Logic Device
PLDC20RA10
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
December 1987 - Revised March 26, 1997
0RA10
Features
Advanced-user programmable macrocell
CMOS EPROM technology for reprogrammability
Up to 20 input terms
10 programmable I/O macrocells
Output macrocell programmable as combinatorial or
asynchronous D-type registered output
Product-term control of register clock, reset and set and
output enable
Register preload and power-up reset
Four data product terms per output macrocell
Fast
—Commercial
t
PD
= 15 ns
t
CO
= 15 ns
t
SU
= 7 ns
—Military
t
PD
= 20 ns
t
CO
= 20 ns
t
SU
= 10 ns
Low power
—I
CC
max - 80 mA (Commercial)
—I
CC
max = 85 mA (Military)
High reliability
—Proven EPROM technology
—>2001V input protection
—100% programming and functional testing
Windowed DIP, windowed LCC, DIP, LCC, PLCC avail-
abl
e
Functional Description
The Cypress PLDC20RA10 is a high-performance, sec-
ond-generation programmable logic device employing a flexi-
ble macrocell structure that allows any individual output to be
configured independently as a combinatorial output or as a
fully asynchronous D-type registered output.
The Cypress PLDC20RA10 provides lower-power operation
with superior speed performance than functionally equivalent
bipolar devices through the use of high-performance 0.8-mi-
cron CMOS manufacturing technology.
The PLDC20RA10 is packaged in a 24 pin 300-mil molded DIP
a 300-mil windowed cerDIP and a 28-lead square leadless
chip carrier, providing up to 20 inputs and 10 outputs. When
the windowed device is exposed to UV light, the 20RA10 is
erased and can then be reprogrammed.
Logic Block Diagram
4
9
8
7
6
5
4
3
2
1
10
15
16
17
18
19
20
21
22
23
24
I
I
I
I
I
I
I
I
4
4
4
4
4
4
4
V
CC
11
12
13
14
I
V
SS
OE
4
4
I
I/O
9
I/O
8
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
I/O
2
I/O
1
I/O
0
4
4
4
4
4
4
4
4
4
4
MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL MACROCELL
9
8
7
6
5
4
3
2
1
0
PL
RA10–1
相關PDF資料 |
PDF描述 |
|---|---|
| PLDM15-16 | Complete Single Supply 12-Bit Voltage Output DAC in SO-8; Package: PDIP; No of Pins: 8; Temperature Range: -40°C to +85°C |
| PLDM15-10 | Dual 24V High-Side MOSFET Driver; Package: PDIP; No of Pins: 8; Temperature Range: -40°C to +85°C |
| PLDM45-1 | Logic IC |
| PLDM60-1 | Logic IC |
| PLDM75-1 | 3V Single Chip 10-Bit Data Acquisition System; Package: PDIP; No of Pins: 20; Temperature Range: 0°C to +70°C |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PLDC20RA10-35DI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| PLDC20RA10-35DMB | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Reprogrammable Asynchronous CMOS Logic Device |
| PLDC20RA10-35HMB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| PLDC20RA10-35JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
| PLDC20RA10-35LMB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UV-Erasable/OTP PLD |
發布緊急采購，3分鐘左右您將得到回復。