- 您現在的位置：買賣IC網 > PDF目錄361005 > PLSI1016-60LT Electrically-Erasable Complex PLD PDF資料下載
參數資料
| 型號： | PLSI1016-60LT |
| 英文描述： | Electrically-Erasable Complex PLD |
| 中文描述： | 電可擦除復雜可編程邏輯器件 |
| 文件頁數： | 3/12頁 |
| 文件大小： | 120K |
| 代理商： | PLSI1016-60LT |
Specifications
ispLSI 1048
3
Data Retention
Erase/Reprogram Cycles
COMMERCAL&INDUSTRAL
DESGNS
Absolute Maximum Ratings
1
Supply Voltage V
cc
.................................. -0.5 to +7.0V
Input Voltage Applied........................-2.5 to V
CC
+1.0V
Off-State Output Voltage Applied .....-2.5 to V
CC
+1.0V
Storage Temperature................................ -65 to 150
°
C
Case Temp. with Power Applied .............. -55 to 125
°
C
Max. Junction Temp. (T
J
) with Power Applied ... 150
°
C
1. Stresses above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional
operation of the device at these or at any other conditions above those indicated in the operational sections of this specification
is not implied (while programming, follow the programming specifications).
DC Recommended Operating Conditions
Commercial T
A
=
0
°
C to +70
°
Supply Voltage
Industrial
= -40
°
C to +85
°
Input Low Voltage
Input High Voltage
V
V
PARAMETER
SYMBOL
MIN.
MAX.
UNITS
5.25
5.5
0.8
V
cc + 1
V
IL
V
IH
4.75
4.5
0
2.0
V
CC
V
Capacitance (T
A
=25
o
C, f=1.0 MHz)
SYMBOL
C
1
C
2
1
.
Guaranteed but not 100% tested.
PARAMETER
MAXIMUM
1
UNITS
TEST CONDITIONS
Dedicated Input Capacitance
I/O and Clock Capacitance
8
10
pf
pf
V
CC
=5.0V, V
IN
=2.0V
V
CC
=5.0V, V
I/O
, V
Y
=2.0V
Data Retention Specifications
Table 2- 0008B
PARAMETER
MINIMUM
20
10000
MAXIMUM
—
—
UNITS
Years
Cycles
相關PDF資料 |
PDF描述 |
|---|---|
| PLSI1016-80LT | Electrically-Erasable Complex PLD |
| PLSI1016-90LT | Low Glitch 16-Bit Voltage Output DAC; Package: PDIP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| PLSI1016E100LJ | Low Glitch 16-Bit Voltage Output DAC; Package: SO; No of Pins: 16; Temperature Range: -40°C to +85°C |
| PLSI1016E125LJ | 16-Bit Rail-to-Rail Micropower DACs in SO-8 Package; Package: PDIP; No of Pins: 8; Temperature Range: -40°C to +85°C |
| PLSI1016E-80LJ | Electrically-Erasable Complex PLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PLSI1016-60LT44 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1016-80LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1016-80LT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1016-80LT44 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI1016-90LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發布緊急采購，3分鐘左右您將得到回復。