- 您現在的位置：買賣IC網 > PDF目錄361005 > PLSI2032-135LT Electrically-Erasable Complex PLD PDF資料下載
參數資料
| 型號： | PLSI2032-135LT |
| 英文描述： | Electrically-Erasable Complex PLD |
| 中文描述： | 電可擦除復雜可編程邏輯器件 |
| 文件頁數： | 4/12頁 |
| 文件大小： | 120K |
| 代理商： | PLSI2032-135LT |
Specifications
ispLSI 1048
4
USEispLS 1048EAFORNEW
Output Short Circuit Current
Operating Power Supply Current
V
IL
= 0.5V, V
IH
= 3.0V Commercial
f
TOGGLE
= 1 MHz Industrial
COMMERCAL&INDUSTRAL
DESGNS
I
OH
=-4 mA
0V
≤
V
IN
≤
V
IL
(MAX.)
3.5V
≤
V
IN
≤
V
CC
0V
≤
V
IN
≤
V
IL
(MAX.)
0V
≤
V
IN
≤
V
IL
V
CC
= 5V, V
OUT
= 0.5V
Switching Test Conditions
DC Electrical Characteristics
Over Recommended Operating Conditions
Figure 2. Test Load
+ 5V
R1
R2
CL
*
Output
Test
Point
*
CL includes Test Fixture and Probe Capacitance.
Input Pulse Levels
GND to 3.0V
Input Rise and Fall Time
≤
3ns 10% to 90%
Input Timing Reference Levels
1.5V
Output Timing Reference Levels
1.5V
Output Load
See figure 2
3-state levels are measured 0.5V from steady-state
active level.
Table 2- 0003
Output Load Conditions (see figure 2)
Test Condition
R1
R2
CL
A
470
∞
390
390
390
390
35pF
B
Active High
35pF
Active Low
470
∞
35pF
Active High to Z
at
V
OH
- 0.5V
Active Low to Z
at
V
OL
+ 0.5V
5pF
C
470
390
5pF
0.4
–
-10
10
-150
-150
-200
235
260
V
V
μ
A
μ
A
μ
A
μ
A
mA
mA
mA
SYMBOL
V
OL
V
OH
I
IL
I
IH
I
IL-isp
I
IL-PU
I
OS
1
I
CC
2,4
Output Low Voltage
Output High Voltage
Input or I/O Low Leakage Current
Input or I/O High Leakage Current
isp Input Low Leakage Current
I/O Active Pull-Up Current
I
OL
=8 mA
CONDITION
MIN.
UNITS
MAX.
TYP.
3
–
–
–
–
–
–
–
165
165
–
2.4
–
–
–
–
–
–
–
1. One output at a time for a maximum duration of one second. V
out
= 0.5V was selected to avoid test problems by tester ground
degradation. Characterized but not 100% tested.
2. Measured using twelve 16-bit counters.
3. Typical values are at V
= 5V and T
= 25
o
C.
4. Maximum I
varies widely with specific device configuration and operating frequency. Refer to the Power Consumption sec-
tion of this datasheet and Thermal Management section of this Lattice Semiconductor Data Book or CD-ROM to estimate maximum
I
CC
.
PARAMETER
Table 2- 0007A-48-isp
相關PDF資料 |
PDF描述 |
|---|---|
| PLSI2032-150LT | High Speed Single/Dual N-Channel MOSFET Drivers; Package: SO; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PLSI2032-80LT | Electrically-Erasable Complex PLD |
| PLSI1016-60LT | Electrically-Erasable Complex PLD |
| PLSI1016-80LT | Electrically-Erasable Complex PLD |
| PLSI1016-90LT | Low Glitch 16-Bit Voltage Output DAC; Package: PDIP; No of Pins: 16; Temperature Range: 0°C to +70°C |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PLSI2032-135LT44 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI2032-150LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI2032-150LT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI2032-150LT44 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
| PLSI2032-180LJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable Complex PLD |
發布緊急采購，3分鐘左右您將得到回復。